

Asymmetric Dual N-Channel Enhancement Mode MOSFET


MTNN081404SH8

Features


- Simple drive requirement
- Low On Resistance
- Fast Switching Characteristic

	TR1	TR2
BV_{DSS}	40V	40V
$I_D@V_{GS}=10V, T_C=25^\circ C$	27A	47A
$I_D@V_{GS}=10V, T_A=25^\circ C$	7.8A	11A
$R_{DS(ON) typ. @ V_{GS}=10V}$	11mΩ	6mΩ
$R_{DS(ON) typ. @ V_{GS}=4.5V}$	14mΩ	8mΩ

Equivalent Circuit




Outline



Ordering Information

Device	Package	Shipping
MTNN081404SH8-0-T6-G	DFN5x6 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel





Absolute Maximum Ratings (TA=25°C)

Parameter	Symbol	Limits		Unit		
		TR1	TR2			
Drain-Source Voltage	V _{DS}	40	40	V		
Gate-Source Voltage	V _{GS}	±20	±20			
Continuous Drain Current @ V _{GS} =10V, T _C =25°C	*a	I _D	27	47	A	
Continuous Drain Current @ V _{GS} =10V, T _C =100°C	*a		17	30		
Continuous Drain Current @ V _{GS} =10V, T _A =25°C	*b		7.8	11		
Continuous Drain Current @ V _{GS} =10V, T _A =70°C	*b		6.2	9		
Pulsed Drain Current	*c	I _{DM}	108	188		
Continuous Body Diode Forward Current @ T _C =25°C	*a	I _S	20	29		
Avalanche Current @ L=0.1mH		I _{AS}	14	30	mJ	
Avalanche Energy @ L=0.5mH		E _{AS}	20	56		
Total Power Dissipation	T _C =25°C	*a	P _D	24	35	W
	T _C =100°C	*a		9.6	14	
	T _A =25°C	*b		2	2	
	T _A =70°C	*b		1.3	1.3	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55~+150		°C	

Thermal Data

Parameter	Symbol	Steady State		Unit
Thermal Resistance, Junction-to-case	R _{θJC}	5.2	3.6	°C/W
Thermal Resistance, Junction-to-ambient	*b R _{θJA}	62	62	

Note:

- *a. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- *b. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2 oz. copper, in a still air environment with T_A=25°C. The power dissipation P_D is based on R_{θJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- *c. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and low duty cycles to keep initial T_J=25°C.



TR1 Electrical Characteristics (T_A=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	40	-	-	V	V _{GS} =0V, I _D =250μA
V _{GS(th)}	1	-	2.5		V _{DS} =V _{GS} , I _D =250μA
G _{FS}	-	12.8	-	S	V _{DS} =10V, I _D =8A
I _{GSS}	-	-	±100	nA	V _{GS} =±20V, V _{DS} =0V
I _{DSS}	-	-	1	μA	V _{DS} =32V, V _{GS} =0V
R _{DS(ON)}	-	11	15	mΩ	V _{GS} =10V, I _D =8A
	-	14	21		V _{GS} =4.5V, I _D =6A
Dynamic					
C _{iss}	-	710	-	pF	V _{DS} =20V, V _{GS} =0V, f=1MHz
C _{oss}	-	105	-		
C _{rss}	-	60	-		
R _g	-	2.5	-	Ω	f=1MHz
Q _g *1, 2	-	14	-	nC	V _{DS} =20V, I _D =8A, V _{GS} =10V
Q _{gs} *1, 2	-	2.5	-		
Q _{gd} *1, 2	-	2.5	-		
t _{d(ON)} *1, 2	-	8.8	-	ns	V _{DS} =20V, I _D =8A, V _{GS} =10V, R _{GS} =6Ω
t _r *1, 2	-	4.4	-		
t _{d(OFF)} *1, 2	-	31	-		
t _f *1, 2	-	6	-		
Source-Drain Diode					
V _{SD} *1	-	0.8	1.2	V	I _S =8A, V _{GS} =0V
t _{rr}	-	10	-	ns	I _F =8A, dI _F /dt=100A/μs
Q _{rr}	-	5	-	nC	

Note:

*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

*2. Independent of operating temperature



TR2 Electrical Characteristics (T_A=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	40	-	-	V	V _{GS} =0V, I _D =250μA
V _{GS(th)}	1	-	2.5		V _{DS} =V _{GS} , I _D =250μA
G _{FS}	-	14.3	-	S	V _{DS} =10V, I _D =10A
I _{GSS}	-	-	±100	nA	V _{GS} =±20V, V _{DS} =0V
I _{DSS}	-	-	1	μA	V _{DS} =32V, V _{GS} =0V
R _{DS(ON)}	-	6	8	mΩ	V _{GS} =10V, I _D =10A
	-	8	12		V _{GS} =4.5V, I _D =8A
Dynamic					
C _{iss}	-	1520	-	pF	V _{DS} =20V, V _{GS} =0V, f=1MHz
C _{oss}	-	190	-		
C _{rss}	-	125	-		
R _g	-	1.7	-	Ω	f=1MHz
Q _g *1, 2	-	30	-	nC	V _{DS} =20V, I _D =10A, V _{GS} =10V
Q _{gs} *1, 2	-	6	-		
Q _{gd} *1, 2	-	7	-		
t _{d(ON)} *1, 2	-	13	-	ns	V _{DS} =20V, I _D =1A, V _{GS} =10V, R _{GS} =1Ω
t _r *1, 2	-	18	-		
t _{d(OFF)} *1, 2	-	50	-		
t _f *1, 2	-	10	-		
Source-Drain Diode					
V _{SD} *1	-	0.8	1.2	V	I _S =10A, V _{GS} =0V
t _{rr}	-	11	-	ns	I _F =10A, dI _F /dt=100A/μs
Q _{rr}	-	6	-	nC	

Note:


*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

*2. Independent of operating temperature




Typical Characteristics : TR1(N-channel)


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Body Diode Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics (Cont.) : TR1(N-channel)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature




Typical Characteristics (Cont.) : TR1(N-channel)

Single Pulse Power Rating, Junction to Ambient




Transient Thermal Response Curves




Typical Characteristics : TR2(N-channel)


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Body Diode Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature






Typical Characteristics (Cont.) : TR2(N-channel)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature




Typical Characteristics (Cont.) : TR2(N-channel)


Single Pulse Power Rating, Junction to Ambient



Transient Thermal Response Curves




Recommended Soldering Footprint



Unit : mm


Reel Dimension



TAPE SIZE	A	B	C	D	W1	W2	W3
12mm	330±2.0	2.9±0.5	13.0+0.5/-0	23±1.0	12.4 +2/-0	18.4±0.5	12~15

Unit : mm

Carrier Tape Dimension



- NOTE:
1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2
 2. CAMBER NOT TO EXCEED 1mm IN 100mm, NONCUMULATIVE OVER 250mm.
 3. MATERIAL: BLACK STATIC DISSIPATIVE PS.(POLYSTYRENE)
 4. ALL DIMENSIONS ARE IN MILLIMETERS (UNLESS OTHERWISE SPECIFIED)
 5. A0 AND B0 MEASURED ON A PLANE 0.3mm ABOVE THE BOTTOM OF THE POCKET
 6. K0 MEASURED FROM A PLANE ON THE INSIDE BOTTOM OF THE POCKET TO THE TOP SURFACE OF THE CARRIER
 7. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE
 8. SURFACE RESISTIVITY
 $1 \times 10^4 \sim 1 \times 10^6 \Omega \cdot \text{SQ.}$

Direction of unreeling →


A0=6.5±0.1
 B0=5.3±0.1
 K0=1.4±0.1

Unit : mm

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

DFN5x6 Dimension

Marking:

Device Name → 0814
 Date Code → 04S
 Site code: Blank → Site 1, G → Site 2

8-Lead DFN5x6 Plastic Package
CYS Package Code : H8

Date Code(counting from left to right) :
 1st code: year code, the last digit of Christian year
 2nd code : month code, Jan→A, Feb→B, Mar→C, Apr→D, May→E, Jun→F, Jul→G, Aug→H, Sep→J, Oct→K, Nov→L, Dec→M
 3rd and 4th codes : production serial number, 01~99

Note:

- All Dimension Are In mm.
- Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs. Mold Flash, Protrusion Or Gate Burrs Shall Not Exceed 0.10 mm Per Side.
- Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Tie Bar, Tie Bar Burrs, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.
- The Package Top May Be Smaller Than The Package Bottom.

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.90	1.10	0.035	0.043	F	2.55	2.90	0.100	0.114
b	0.33	0.51	0.013	0.020	H	0.61	0.81	0.024	0.032
C	0.20	0.30	0.008	0.012	I	1.10	1.30	0.043	0.051
D1	4.80	5.00	0.189	0.197	J	0.40	0.60	0.016	0.024
D2	3.61	3.96	0.142	0.156	K	0.50	-	0.020	-
E	5.90	6.10	0.232	0.240	L	0.51	0.71	0.020	0.028
E1	5.70	5.80	0.224	0.228	L1	0.06	0.20	0.002	0.008
E2	2.02	2.42	0.080	0.095	α	0°	12°	0°	12°
e	1.27 BSC		0.050 BSC						

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.