

N-Channel Enhancement Mode Power MOSFET


MTN50N06E3

BV_{DSS}	60V
$R_{DS(on)}@V_{GS}=10V, I_D=30A$	11.8 mΩ (typ)
$I_D@T_C=25^{\circ}C, V_{GS}=10V$	50A


Features

- Low On Resistance
- Simple Drive Requirement
- Low Gate Charge
- Fast Switching Characteristic
- RoHS compliant package

Symbol




Outline



Ordering Information

Device	Package	Shipping
MTN50N06E3-0-UB-X	TO-220 (Pb-free lead plating package)	50 pcs/tube, 20 tubes/box, 4 boxes / carton



**Absolute Maximum Ratings** ($T_C=25^\circ\text{C}$)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current @ $T_C=25^\circ\text{C}$, $V_{GS}=10\text{V}$	I_D	50	A
Continuous Drain Current @ $T_C=100^\circ\text{C}$, $V_{GS}=10\text{V}$		35	
Pulsed Drain Current @ $V_{GS}=10\text{V}$ (Note 1)	I_{DM}	200	
Avalanche Current (Note 1)	I_{AS}	45	
Single Pulse Avalanche Energy (Note 2)	E_{AS}	101	mJ
Repetitive Avalanche Energy (Note 1)	E_{AR}	8.3	
Peak Diode Recovery dV/dt (Note 3)	dV/dt	4.5	V/ns
Total Power Dissipation ($T_C=25^\circ\text{C}$)	P_D	83	W
Linear Derating Factor		0.55	W/ $^\circ\text{C}$
Operating Junction and Storage Temperature	T_j, T_{stg}	-65~+175	$^\circ\text{C}$
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	T_L	300	$^\circ\text{C}$

Note : *1. Pulse width limited by maximum junction temperature.

*2. $L=100\mu\text{H}$, $I_{AS}=45\text{A}$, $V_{DD}=30\text{V}$, starting $T_j=+25^\circ\text{C}$. 100% tested at condition of $L=1\text{mH}$, $I_{AS}=14\text{A}$, $V_{DD}=50\text{V}$.

*3. $I_{SD}\leq 50\text{A}$, $dI/dt < 100\text{A}/\mu\text{s}$, $V_{DD}\leq BV_{DSS}$, $T_j\leq T_j(\text{max})$.

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{th,j-c}$	1.8	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max	$R_{th,j-a}$	62.5	




Characteristics (Tc=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	60	-	-	V	V _{GS} =0V, I _D =250μA
V _{GS(th)}	2.0	-	4.0		V _{DS} = V _{GS} , I _D =250μA
I _{GSS}	-	-	±100	nA	V _{GS} =±20V
I _{DSS}	-	-	5	μA	V _{DS} =60V, V _{GS} =0V
	-	-	25		V _{DS} =48V, V _{GS} =0V, T _j =125°C
I _{DON}	50	-	-	A	V _{DS} =10V, V _{GS} =10V (Note 1)
R _{DS(ON)}	-	11.8	16	mΩ	V _{GS} =10V, I _D =30A (Note 1)
G _{FS}	-	15	-	S	V _{DS} =10V, I _D =25A (Note 1)
Dynamic					
Q _g	-	53.5	-	nC	V _{DS} =48V, I _D =50A, V _{GS} =10V (Note 1 & 2)
Q _{gs}	-	12.9	-		
Q _{gd}	-	16.6	-		
t _{d(ON)}	-	71.4	-	ns	V _{DS} =30V, I _D =25A, V _{GS} =10V, R _{GS} =50Ω (Note 1 & 2)
t _r	-	103.4	-		
t _{d(OFF)}	-	216.8	-		
t _f	-	113.2	-		
C _{iss}	-	3180	-	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz
C _{oss}	-	160	-		
C _{rss}	-	81	-		
R _g	-	1	-		
Source-Drain Diode					
I _S	-	-	50	A	(Note 3)
I _{SM}	-	-	200		
V _{SD}	-	0.88	1.5	V	I _S =25A, V _{GS} =0V (Note 1)
t _{rr}	-	20	-	ns	V _{GS} =0, I _F =50A, dI _F /dt=100A/μs
Q _{rr}	-	19	-	nC	


Note : 1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%
 2. Independent of operating temperature
 3. Pulse width limited by maximum junction temperature.

Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Junction Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature




Typical Characteristics(Cont.)


Typical Transfer Characteristics



Single Pulse Maximum Power Dissipation




Transient Thermal Response Curves



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

TO-220 Dimension



*: Typical

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	4.470	4.670	0.176	0.184	E1	12.060	12.460	0.475	0.491
A1	2.520	2.820	0.099	0.111	e	2.540*		0.100*	
b	0.710	0.910	0.028	0.036	e1	4.980	5.180	0.196	0.204
b1	1.170	1.370	0.046	0.054	F	2.590	2.890	0.102	0.114
c	0.310	0.530	0.012	0.021	h	0.000	0.300	0.000	0.012
c1	1.170	1.370	0.046	0.054	L	13.400	13.800	0.528	0.543
D	10.010	10.310	0.394	0.406	L1	3.560	3.960	0.140	0.156
E	8.500	8.900	0.335	0.350	Φ	3.735	3.935	0.147	0.155

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.