

**P-Channel Enhancement Mode Power MOSFET**


# MTE5D0P06FP

**Features**


- Low On Resistance
- Low Gate Charge
- Fast Switching Characteristic

$BV_{DSS}$	-60V
$I_D@V_{GS}=-10V, T_C=25^\circ C$	-43A
$I_D@V_{GS}=-10V, T_A=25^\circ C$	-11A
$R_{DS(ON) typ. @ V_{GS}=-10V, I_D=-10A}$	6.8mΩ

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTE5D0P06FP-0-UB-X	TO-220FP (RoHS compliant)	50 pcs/tube, 20 tubes/box, 5 boxes / carton



**Absolute Maximum Ratings (T<sub>A</sub>=25°C)**

Parameter	Symbol	Limits	Unit	
Drain-Source Voltage	V <sub>DS</sub>	-60	V	
Gate-Source Voltage	V <sub>GS</sub>	±20		
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>C</sub> =25°C (silicon limit) *a	I <sub>D</sub>	-68	A	
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>C</sub> =25°C (package limit) *a		-43		
Continuous Drain Current @ V <sub>GS</sub> =-10V, T <sub>C</sub> =100°C (package limit) *a		-43		
Continuous Drain Current @ V <sub>GS</sub> =-10V, T <sub>A</sub> =25°C *b		-11		
Continuous Drain Current @ V <sub>GS</sub> =-10V, T <sub>A</sub> =70°C *b		-8.5		
Pulsed Drain Current *c		I <sub>DM</sub>		-172
Continuous Body Diode Forward Current @ T <sub>C</sub> =25°C *a	I <sub>S</sub>	-43		
Avalanche Current @ L=0.1mH	I <sub>AS</sub>	-60		
Avalanche Energy @ L=0.5mH	E <sub>AS</sub>	256	mJ	
Total Power Dissipation	P <sub>D</sub>	T <sub>C</sub> =25°C *a	70	W
		T <sub>C</sub> =100°C *a	28	
		T <sub>A</sub> =25°C *b	2	
		T <sub>A</sub> =70°C *b	1.3	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55~+150	°C	

**Thermal Data**

Parameter	Symbol	Steady State	Unit
Thermal Resistance, Junction-to-case	R <sub>θJC</sub>	1.8	°C/W
Thermal Resistance, Junction-to-ambient *b	R <sub>θJA</sub>	62	

Note:

- \*a. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- \*b. The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2 oz. copper, in a still air environment with T<sub>A</sub>=25°C. The power dissipation P<sub>D</sub> is based on R<sub>θJA</sub> and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- \*c. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C. Ratings are based on low frequency and low duty cycles to keep initial T<sub>J</sub>=25°C.



**Electrical Characteristics (T<sub>A</sub>=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	-60	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA
V <sub>GS(th)</sub>	-2	-	-4		V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
G <sub>FS</sub>	-	28	-	S	V <sub>DS</sub> =-10V, I <sub>D</sub> =-10A
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V
I <sub>DSS</sub>	-	-	-1	μA	V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V
R <sub>DS(on)</sub>	-	6.8	9	mΩ	V <sub>GS</sub> =-10V, I <sub>D</sub> =-10A
<b>Dynamic</b>					
C <sub>iss</sub>	-	6717	-	pF	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V, f=1MHz
C <sub>oss</sub>	-	756	-		
C <sub>rss</sub>	-	347	-		
R <sub>g</sub>	-	0.9	-	Ω	f=1MHz
Q <sub>g</sub> *1, 2	-	129	-	nC	V <sub>DS</sub> =-30V, I <sub>D</sub> =-10A, V <sub>GS</sub> =-10V
Q <sub>gs</sub> *1, 2	-	21	-		
Q <sub>gd</sub> *1, 2	-	43	-		
t <sub>d(ON)</sub> *1, 2	-	40	-	ns	V <sub>DS</sub> =-30V, I <sub>D</sub> =-10A, V <sub>GS</sub> =-10V, R <sub>GS</sub> =1Ω
t <sub>r</sub> *1, 2	-	31	-		
t <sub>d(OFF)</sub> *1, 2	-	92	-		
t <sub>f</sub> *1, 2	-	22	-		
<b>Source-Drain Diode</b>					
V <sub>SD</sub> *1	-	-0.76	-1.2	V	I <sub>S</sub> =-10A, V <sub>GS</sub> =0V
t <sub>rr</sub>	-	32	-	ns	I <sub>F</sub> =-10A, dI <sub>F</sub> /dt=100A/μs
Q <sub>rr</sub>	-	33	-	nC	

Note:


\*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

\*2. Independent of operating temperature




**Typical Characteristics**


Typical Output Characteristics




Breakdown Voltage vs Junction Temperature




Static Drain-Source On-State resistance vs Drain Current




Body Diode Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




## Typical Characteristics (Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature






### Typical Characteristics (Cont.)

Single Pulse Maximum Power Dissipation




Transient Thermal Response Curves



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**TO-220FP Dimension**



**3-Lead TO-220FP Plastic Package**  
 CYStek Package Code: FP

**Marking:**

Device Code → E5D0  
 Date Code → P06

Style: Pin 1.Gate 2.Drain 3.Source

Date Code(counting from left to right) :  
 1<sup>st</sup> code: year code, the last digit of Christian year  
 2<sup>nd</sup> code : month code, Jan→A, Feb→B, Mar→C, Apr→D, May→E, Jun→F, Jul→G, Aug→H, Sep→J, Oct→K, Nov→L, Dec→M  
 3<sup>rd</sup> and 4<sup>th</sup> codes : production serial number, 01~99

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.169	0.185	4.35	4.65	e	0.100 TYP		2.54 TYP	
A1	0.051 REF		1.300 REF		F	0.106 REF		2.70 REF	
A2	0.112	0.124	2.85	3.15	Φ	0.138 REF		3.50 REF	
A3	0.102	0.110	2.60	2.80	h	0.000	0.012	0.00	0.30
b	0.020	0.030	0.50	0.75	h1	0.031 REF		0.80 REF	
b1	0.031	0.041	0.80	1.05	h2	0.020 REF		0.50 REF	
b2	0.043	0.053	1.10	1.35	L	1.102	1.118	28.00	28.40
c	0.020	0.030	0.50	0.75	L1	0.043	0.051	1.10	1.30
D	0.392	0.408	9.96	10.36	L2	0.036	0.043	0.92	1.08
E	0.583	0.598	14.80	15.20					

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.