

**N-Channel Enhancement Mode Power MOSFET**


# MTE035N10KRV8

**Features**


- Low Gate Charge
- Fast Switching Characteristic
- ESD protected gate

$BV_{DSS}$	100V
$I_D@V_{GS}=10V, T_C=25^\circ C$	17A
$I_D@V_{GS}=10V, T_A=25^\circ C$	4.9A
$R_{DS(ON) typ. @ V_{GS}=10V, I_D=2A}$	39mΩ

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTE035N10KRV8-0-T6-G	DFN3×3 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel



**Absolute Maximum Ratings (T<sub>A</sub>=25°C)**

Parameter	Symbol	Limits	Unit	
Drain-Source Voltage	V <sub>DS</sub>	100	V	
Gate-Source Voltage	V <sub>GS</sub>	±20		
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>C</sub> =25°C	I <sub>D</sub>	17	A	
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>C</sub> =100°C		11		
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>A</sub> =25°C		4.9		
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>A</sub> =70°C		3.9		
Pulsed Drain Current		I <sub>DM</sub>		46
Continuous Body Diode Forward Current @ T <sub>C</sub> =25°C	I <sub>S</sub>	17	mJ	
Pulsed Body Diode Forward Current @ T <sub>C</sub> =25°C	I <sub>SM</sub>	46		
Avalanche Current @ L=0.1mH	I <sub>AS</sub>	4		
Avalanche Energy @ L=0.5mH	E <sub>AS</sub>	6	mJ	
Total Power Dissipation	P <sub>D</sub>	T <sub>C</sub> =25°C	31	W
		T <sub>C</sub> =100°C	12	
		T <sub>A</sub> =25°C	2.4	
		T <sub>A</sub> =70°C	1.5	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55~+150	°C	

**Thermal Data**

Parameter	Symbol	Steady State	Unit
Thermal Resistance, Junction-to-case	R <sub>θJC</sub>	4	°C/W
Thermal Resistance, Junction-to-ambient	R <sub>θJA</sub>	52	

Note:

- \*a. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- \*b. The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2 oz. copper, in a still air environment with T<sub>A</sub>=25°C. The power dissipation P<sub>D</sub> is based on R<sub>θJA</sub> and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- \*c. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C. Ratings are based on low frequency and low duty cycles to keep initial T<sub>J</sub>=25°C.



**Electrical Characteristics (T<sub>A</sub>=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	100	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
V <sub>GS(th)</sub>	2	-	4		V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
G <sub>FS</sub>	-	3.2	-	S	V <sub>DS</sub> =10V, I <sub>D</sub> =2A
I <sub>GSS</sub>	-	-	±10	μA	V <sub>GS</sub> =±16V, V <sub>DS</sub> =0V
I <sub>DSS</sub>	-	-	1		V <sub>DS</sub> =80V, V <sub>GS</sub> =0V
R <sub>DS(ON)</sub>	-	39	51	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =2A
<b>Dynamic</b>					
C <sub>iSS</sub>	-	412	-	pF	V <sub>DS</sub> =50V, V <sub>GS</sub> =0V, f=1MHz
C <sub>oSS</sub>	-	68	-		
C <sub>rSS</sub>	-	18	-		
R <sub>g</sub>	-	5.7	-	Ω	f=1MHz
Q <sub>g</sub> *1, 2	-	6.7	-	nC	V <sub>DS</sub> =50V, I <sub>D</sub> =2A, V <sub>GS</sub> =10V
Q <sub>gs</sub> *1, 2	-	2	-		
Q <sub>gd</sub> *1, 2	-	1.2	-		
t <sub>d(ON)</sub> *1, 2	-	8	-	ns	V <sub>DS</sub> =50V, I <sub>D</sub> =2A, V <sub>GS</sub> =10V, R <sub>GS</sub> =1Ω
t <sub>r</sub> *1, 2	-	16	-		
t <sub>d(OFF)</sub> *1, 2	-	17	-		
t <sub>f</sub> *1, 2	-	14	-		
<b>Source-Drain Diode</b>					
V <sub>SD</sub> *1	-	0.8	1.2	V	I <sub>S</sub> =2A, V <sub>GS</sub> =0V
t <sub>rr</sub>	-	22	-	ns	I <sub>F</sub> =2A, dI <sub>F</sub> /dt=100A/μs
Q <sub>rr</sub>	-	18	-	nC	


Note:

\*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%


\*2. Independent of operating temperature

## Typical Characteristics


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Body Diode Current vs Source-Drain Voltage









Static Drain-Source On-State Resistance vs Gate-Source Voltage



Drain-Source On-State Resistance vs Junction Temperature




## Typical Characteristics (Cont.)




**Typical Characteristics (Cont.)**


Single Pulse Power Rating, Junction to Ambient



Transient Thermal Response Curves




**Recommended Soldering Footprint**



Unit : mm


**Reel Dimension**



TAPE SIZE	A	B	C	D	W1	W2	W3
12mm	330±2.0	2.9±0.5	13.0+0.5/-0	23±1.0	12.4 +2/-0	18.4±0.5	12~15

Unit : mm

**Carrier Tape Dimension**




- Note :
- 1.10 sprocket hole pitch cumulative tolerance : ±0.2mm.
  - 2.Camber : Reference to carrier tape inspection manual.
  - 3.Material : black conductive polystyrene.
  - 4.All dimensions are in millimeters(unless otherwise specified).
  - 5.Ao and Bo measured on a plane 0.3mm above the bottom of the pocket.
  - 6.Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
  - 7.Pocket position relative to sprocket hole measured as true position of the pocket, not pocket hole.
  - 8.Surface resistivity : 1×10E4~1×10E11 ohms/sq

Unit : mm

**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (TL)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note : All temperatures refer to topside of the package, measured on the package body surface.



**DFN3x3 Dimension**



**Marking:**



Device Code → E035N  
 10KR  
 Date Code → [ ][ ][ ][ ]G  
 Assembly site code → S S S G

**8-Lead DFN3x3 Plastic Package**  
 CYStek Package Code: V8

Date Code(counting from left to right) :  
 1<sup>st</sup> code: year code, the last digit of Christian year  
 2<sup>nd</sup> code : month code, Jan→A, Feb→B, Mar→C,  
 Apr→D, May→E, Jun→F, Jul→G, Aug→H,  
 Sep→J, Oct→K, Nov→L, Dec→M  
 3<sup>rd</sup> and 4<sup>th</sup> codes : production serial number, 01~99

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.70	0.80	0.028	0.031	E1	3.00	3.20	0.118	0.126
A1	0.00	0.05	0.000	0.002	E2	2.39	2.59	0.094	0.102
b	0.25	0.35	0.010	0.014	e	0.65	BSC	0.026	BSC
c	0.10	0.25	0.004	0.010	H	0.30	0.50	0.012	0.020
D	3.25	3.45	0.128	0.136	L	0.30	0.50	0.012	0.020
D1	3.00	3.20	0.118	0.126	L1	0.13	TYP	0.005	TYP
D2	1.78	1.98	0.070	0.078	θ	-	12°	-	12°
D3	0.13	TYP	0.005	TYP	M	-	0.15	-	0.006
E	3.00	3.40	0.118	0.134					

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.