Dual N-Channel Enhancement Mode Power MOSFET

MTE035A10KRV8

Features

- Low Gate Charge
- Fast Switching Characteristic
- ESD protected gate

BV_{DSS}	100V
I_D@V_{GS}=10V, T_C=25°C	9A
I_D@V_{GS}=10V, T_A=25°C	5.2A
$R_{DS(ON)}$ typ.@V_{GS}=10V, I_D=2A	39mΩ

Equivalent Circuit



Outline



Ordering Information

Device	Package	Shipping
MTE035A10KRV8-0-T6-G	DFN3×3 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel

- Environment friendly grade : S for RoHS compliant products, G for RoHS compliant and green compound products
- Packing spec, T6 : 3000 pcs / tape & reel,13” reel
- Product rank, zero for no rank products
- Product name

Absolute Maximum Ratings (T_A=25°C)

Parameter			Symbol	Limits	Unit
Drain-Source Voltage			V_{DS}	100	V
Gate-Source Voltage			V_{GS}	±20	
Continuous Drain Current @ V_{GS}=10V, T_C=25°C (silicon limit)		*a	I_D	16	A
Continuous Drain Current @ V_{GS}=10V, T_C=25°C (package limit)		*a		9	
Continuous Drain Current @ V_{GS}=10V, T_C=100°C		*a		9	
Continuous Drain Current @ V_{GS}=10V, T_A=25°C		*b		5.2	
Continuous Drain Current @ V_{GS}=10V, T_A=70°C		*b		4.2	
Pulsed Drain Current		*c	I_{DM}	36	
Continuous Body Diode Forward Current @ T_C=25°C		*a	I_S	9	
Pulsed Body Diode Forward Current @ T_C=25°C		*a	I_{SM}	36	
Avalanche Current @ L=0.1mH			I_{AS}	5	
Avalanche Energy @ L=0.5mH			E_{AS}	6	mJ
Total Power Dissipation	T_C=25℃	*a	P_D	26	W
	T_C=100℃	*a		10	
	T_A=25°C	*b		2.7	
	T_A=70°C	*b		1.7	
Operating Junction and Storage Temperature Range			T_J, T_{stg}	-55~+150	°C

Thermal Data

Parameter		Symbol	Steady State	Unit
Thermal Resistance, Junction-to-case		$R_{\theta JC}$	4.8	°C/W
Thermal Resistance, Junction-to-ambient	*b	$R_{\theta JA}$	46	

Note:

*a. The power dissipation P_D is based on $T_{J(MAX)}$=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

*b. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2 oz. copper, in a still air environment with T_A=25°C. The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

*c. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$=150°C. Ratings are based on low frequency and low duty cycles to keep initial T_J=25°C.

Electrical Characteristics (T_A=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	100	-	-	V	V_{GS}=0V, I_D=250μA
$V_{GS(th)}$	2	-	4	V	V_{DS}=V_{GS}, I_D=250μA
G_{FS}	-	3.2	-	S	V_{DS}=10V, I_D=2A
I_{GSS}	-	-	±10	μA	V_{GS}=±16V, V_{DS}=0V
I_{DSS}	-	-	1	μA	V_{DS}=80V, V_{GS}=0V
$R_{DS(ON)}$	-	39	51	mΩ	V_{GS}=10V, I_D=2A
Dynamic					
Ciss	-	412	-	pF	V_{DS}=50V, V_{GS}=0V, f=1MHz
Coss	-	68	-	pF	V_{DS}=50V, V_{GS}=0V, f=1MHz
Crss	-	18	-	pF	V_{DS}=50V, V_{GS}=0V, f=1MHz
Rg	-	5.7	-	Ω	f=1MHz
Qg *1, 2	-	6.7	-	nC	V_{DS}=50V, I_D=2A, V_{GS}=10V
Qgs *1, 2	-	2	-	nC	V_{DS}=50V, I_D=2A, V_{GS}=10V
Qgd *1, 2	-	1.2	-	nC	V_{DS}=50V, I_D=2A, V_{GS}=10V
$t_{d(ON)}$ *1, 2	-	8	-	ns	V_{DS}=50V, I_D=2A, V_{GS}=10V, R_{GS}=1Ω
t_r *1, 2	-	16	-	ns	V_{DS}=50V, I_D=2A, V_{GS}=10V, R_{GS}=1Ω
$t_{d(OFF)}$ *1, 2	-	17	-	ns	V_{DS}=50V, I_D=2A, V_{GS}=10V, R_{GS}=1Ω
t_f *1, 2	-	14	-	ns	V_{DS}=50V, I_D=2A, V_{GS}=10V, R_{GS}=1Ω
Source-Drain Diode					
V_{SD} *1	-	0.8	1.2	V	I_S=2A, V_{GS}=0V
trr	-	22	-	ns	I_F=2A, dI_F/dt=100A/μs
Qrr	-	18	-	nC	I_F=2A, dI_F/dt=100A/μs

Note:
*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%
*2. Independent of operating temperature

Typical Characteristics













Typical Characteristics (Cont.)

Capacitance vs Drain-to-Source Voltage



Threshold Voltage vs Junction Temperature



Forward Transfer Admittance vs Drain Current



Gate Charge Characteristics



Maximum Safe Operating Area



Maximum Drain Current vs Junction Temperature



Typical Characteristics (Cont.)







Recommended Soldering Footprint



Unit : mm

Reel Dimension



TAPE SIZE	A	B	C	D	W1	W2	W3
12mm	330±2.0	2.9±0.5	13.0+0.5/-0	23±1.0	12.4 +2/-0	18.4±0.5	12~15

Carrier Tape Dimension



Note :

1. 10 sprocket hole pitch cumulative tolerance : ±0.2mm.
2. Camber : Reference to carrier tape inspection manual.
3. Material : black conductive polystyrene.
4. All dimensions are in millimeters(unless otherwise specified).
5. Ao and Bo measured on a plane 0.3mm above the bottom of the pocket.
6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
7. Pocket position relative to sprocket hole measured as true position of the pocket, not pocket hole.
8. Surface resistivity : 1×10E4~1×10E11 ohms/sq

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat −Temperature Min(Ts min) −Temperature Max(Ts max) −Time(ts min to ts max)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: −Temperature (TL) − Time (tL)	183°C 60-150 seconds	217°C 60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

DFN3x3 Dimension



8-Lead DFN3x3 Plastic Package
CYStek Package Code: V8

Date Code(counting from left to right) :
1st code: year code, the last digit of Christian year
2nd code : month code, Jan→A, Feb→B, Mar→C, Apr→D, May→E, Jun→F, Jul→G, Aug→H, Sep→J, Oct→K, Nov→L, Dec→M
3rd and 4th codes : production serial number, 01~99

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.70	0.80	0.028	0.031	E2	2.39	2.59	0.094	0.102
b	0.25	0.35	0.010	0.014	e	0.65	BSC	0.026	BSC
c	0.10	0.25	0.004	0.010	H	0.30	0.50	0.012	0.020
D	3.25	3.45	0.128	0.136	L	0.30	0.50	0.012	0.020
D1	3.00	3.20	0.118	0.126	L1	0.13	TYP	0.005	TYP
D2	1.78	1.98	0.070	0.077	K	0.30	-	0.012	-
D3	0.13	TYP	0.005	TYP	θ	-	12°	-	12°
E	3.00	3.40	0.118	0.134	M	-	0.15	-	0.006
E1	3.00	3.20	0.118	0.126					

Notes: 1.Controlling dimension: millimeters.
2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek ***semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.***
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.