

**N-Channel Enhancement Mode Power MOSFET**


# MTE011N15RH8

**Features**


- Low On Resistance
- Low Gate Charge
- Fast Switching Characteristic

$BV_{DSS}$	150V
$I_D@V_{GS}=10V, T_C=25^\circ C$	40A
$I_D@V_{GS}=10V, T_A=25^\circ C$	9A
$R_{DS(ON)}@V_{GS}=10V, I_D=20A$	11.5mΩ

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTE011N15RH8-0-T6-G	DFN5x6 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel



**Absolute Maximum Ratings (TA=25°C)**

Parameter	Symbol	Limits	Unit	
Drain-Source Voltage	V <sub>DS</sub>	150	V	
Gate-Source Voltage	V <sub>GS</sub>	±20		
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>C</sub> =25°C	I <sub>D</sub>	40	A	
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>C</sub> =100°C		25.3		
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>A</sub> =25°C		9		
Continuous Drain Current @ V <sub>GS</sub> =10V, T <sub>A</sub> =70°C		7.3		
Pulsed Drain Current		I <sub>DM</sub>		160
Continuous Body Diode Forward Current @ T <sub>C</sub> =25°C	I <sub>S</sub>	40		
Avalanche Current @ L=0.1mH	I <sub>AS</sub>	30		
Avalanche Energy @ L=0.5mH	E <sub>AS</sub>	144	mJ	
Total Power Dissipation	T <sub>C</sub> =25°C	*a	52	W
	T <sub>C</sub> =100°C	*a	20.8	
	T <sub>A</sub> =25°C	*b	2.6	
	T <sub>A</sub> =70°C	*b	1.6	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55~+150	°C	

**Thermal Data**

Parameter	Symbol	Steady State	Unit
Thermal Resistance, Junction-to-case	R <sub>θJC</sub>	2.4	°C/W
Thermal Resistance, Junction-to-ambient	R <sub>θJA</sub>	48	

Note:

- \*a. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- \*b. The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2 oz. copper, in a still air environment with T<sub>A</sub>=25°C. The power dissipation P<sub>D</sub> is based on R<sub>θJA</sub> and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- \*c. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C. Ratings are based on low frequency and low duty cycles to keep initial T<sub>J</sub>=25°C.



**Characteristics (T<sub>A</sub>=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	150	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
V <sub>GS(th)</sub>	2	-	4		V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
G <sub>FS</sub>	-	29	-	S	V <sub>DS</sub> =5V, I <sub>D</sub> =20A
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V
I <sub>DSS</sub>	-	-	1	μA	V <sub>DS</sub> =120V, V <sub>GS</sub> =0V
R <sub>DS(ON)</sub>	-	11.5	15	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =20A
<b>Dynamic</b>					
C <sub>iSS</sub>	-	3765	-	pF	V <sub>DS</sub> =75V, V <sub>GS</sub> =0V, f=1MHz
C <sub>oSS</sub>	-	276	-		
C <sub>rSS</sub>	-	33	-		
R <sub>g</sub>	-	1.2	-	Ω	f=1MHz
Q <sub>g</sub> *1, 2	-	62	-	nC	V <sub>DS</sub> =75V, I <sub>D</sub> =20A, V <sub>GS</sub> =10V
Q <sub>gs</sub> *1, 2	-	19	-		
Q <sub>gd</sub> *1, 2	-	18	-		
t <sub>d(ON)</sub> *1, 2	-	33	-	ns	V <sub>DS</sub> =75V, I <sub>D</sub> =20A, V <sub>GS</sub> =10V, R <sub>GS</sub> =1Ω
t <sub>r</sub> *1, 2	-	24	-		
t <sub>d(OFF)</sub> *1, 2	-	59	-		
t <sub>f</sub> *1, 2	-	15	-		
<b>Source-Drain Diode</b>					
V <sub>SD</sub> *1	-	0.83	1.2	V	I <sub>S</sub> =20A, V <sub>GS</sub> =0V
t <sub>rr</sub>	-	77	-	ns	I <sub>F</sub> =20A, dI <sub>F</sub> /dt=100A/μs
Q <sub>rr</sub>	-	247	-	nC	


Note:

\*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%


\*2. Independent of operating temperature

## Typical Characteristics


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Body Diode Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature






### Typical Characteristics (Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature






**Typical Characteristics (Cont.)**


Single Pulse Power Rating, Junction to Ambient




Transient Thermal Response Curves




### Recommended Soldering Footprint & Stencil Design



## Reel Dimension



## Carrier Tape Dimension






**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note :1. All temperatures refer to topside of the package, measured on the package body surface.

2.For devices mounted on FR-4 PCB of 1.6mm or equivalent grade PCB. If other grade PCB is used, care should be taken to match the coefficients of thermal expansion between components and PCB. If they are not matched well, the solder joints may crack or the bodies of the parts may crack or shatter as the assembly cools.

**DFN5x6 Dimension**



**Marking :**



Device Name → E011  
 N15R

Date Code →          X

Assembly Site Code : Blank → Site 1  
 G → Site 2

8-Lead DFN5x6 Plastic Package  
 CYS Package Code : H8

Date Code(counting from left to right) :  
 1<sup>st</sup> code: year code, the last digit of Christian year  
 2<sup>nd</sup> code : month code, Jan→A, Feb→B, Mar→C, Apr→D  
 May→E, Jun→F, Jul→G, Aug→H, Sep→J,  
 Oct→K, Nov→L, Dec→M  
 3<sup>rd</sup> and 4<sup>th</sup> codes : production serial number, 01~99

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.900	1.100	0.035	0.043	k	1.100	-	0.043	-
A3	0.200	0.300	0.008	0.012	b	0.330	0.510	0.013	0.020
D	4.944	5.096	0.195	0.201	e	1.270	TYP.	0.050	TYP.
E	5.900	6.126	0.232	0.241	L	0.510	0.711	0.020	0.028
D1	3.670	4.110	0.144	0.162	L1	0.310	0.576	0.012	0.023
E1	3.375	3.780	0.133	0.149	H	0.410	0.726	0.016	0.029
D2	4.800	5.000	0.189	0.197	θ	8°	12°	8°	12°
E2	5.674	5.826	0.223	0.229					

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.