

N- AND P-Channel Enhancement Mode MOSFET


MTC4503Q8

Features


- Low On Resistance
- Low Gate Charge
- Fast Switching Characteristic

	N-CH	P-CH
BV_{DSS}	30V	-30V
$I_D@V_{GS}=(-)10V, T_C=25^\circ C$	12A	-10A
$I_D@V_{GS}=(-)10V, T_A=25^\circ C$	6A	-5A
$R_{DS(ON) \text{ typ. } @V_{GS}=(-)10V}$	15 mΩ	25mΩ
$R_{DS(ON) \text{ typ. } @V_{GS}=(-)4.5V}$	20mΩ	38mΩ

Equivalent Circuit




Outline



Ordering Information

Device	Package	Shipping
MTC4503Q8-0-TF-G	SOP-8 (Pb-free lead plating and halogen-free package)	4000 pcs / Tape & Reel





Absolute Maximum Ratings (TA=25°C)

Parameter	Symbol	Limits		Unit	
		N-CH	P-CH		
Drain-Source Voltage	V _{DS}	30	-30	V	
Gate-Source Voltage	V _{GS}	±20	±20		
Continuous Drain Current @ V _{GS} =(-)10V, T _C =25°C	*a	ID	12	-10	A
Continuous Drain Current @ V _{GS} =(-)10V, T _C =100°C	*a		8	-6	
Continuous Drain Current @ V _{GS} =(-)10V, T _A =25°C	*b		6	-5	
Continuous Drain Current @ V _{GS} =(-)10V, T _A =70°C	*b		5	-4	
Pulsed Drain Current	*c	IDM	24	-20	
Continuous Body Diode Forward Current @ T _C =25°C	*a	IS	4	-4	
Avalanche Current @ L=0.1mH		I _{AS}	10	-15	
Avalanche Energy @ L=0.5mH		E _{AS}	9	16	mJ
Total Power Dissipation	T _C =25°C	P _D	5.7		W
	T _C =100°C		2.3		
	T _A =25°C		1.5		
	T _A =70°C		1		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55~+150		°C

Thermal Data

Parameter	Symbol	Steady State	Unit
Thermal Resistance, Junction-to-case	R _{θJC}	22	°C/W
Thermal Resistance, Junction-to-ambient	*b R _{θJA}	86	

Note:

- *a. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- *b. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2 oz. copper, in a still air environment with T_A=25°C. The power dissipation P_D is based on R_{θJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- *c. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and low duty cycles to keep initial T_J=25°C.



N-Channel Electrical Characteristics (T_A=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	30	-	-	V	V _{GS} =0V, I _D =250μA
V _{GS(th)}	1	-	2.5		V _{DS} =V _{GS} , I _D =250μA
G _{FS}	-	5.4	-	S	V _{DS} =10V, I _D =3A
I _{GSS}	-	-	±100	nA	V _{GS} =±20V, V _{DS} =0V
I _{DSS}	-	-	1	μA	V _{DS} =24V, V _{GS} =0V
R _{DS(ON)}	-	15	19	mΩ	V _{GS} =10V, I _D =6A
	-	20	26		V _{GS} =4.5V, I _D =4A
Dynamic					
C _{iss}	-	510	-	pF	V _{DS} =15V, V _{GS} =0V, f=1MHz
C _{oss}	-	75	-		
C _{rss}	-	58	-		
R _g	-	4.5	-	Ω	f=1MHz
Q _g *1, 2	-	13	-	nC	V _{DS} =15V, I _D =6A, V _{GS} =10V
Q _{gs} *1, 2	-	1.6	-		
Q _{gd} *1, 2	-	2.5	-		
t _{d(ON)} *1, 2	-	5.6	-	ns	V _{DS} =15V, I _D =6A, V _{GS} =10V, R _{GS} =1Ω
t _r *1, 2	-	7.5	-		
t _{d(OFF)} *1, 2	-	26	-		
t _f *1, 2	-	4.5	-		
Source-Drain Diode					
V _{SD} *1	-	0.85	1.2	V	I _S =6A, V _{GS} =0V
t _{rr}	-	7	-	ns	I _F =6A, dI _F /dt=100A/μs
Q _{rr}	-	3	-	nC	

Note:

*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

*2. Independent of operating temperature



P-Channel Electrical Characteristics (T_A=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	-30	-	-	V	V _{GS} =0V, I _D =-250μA
V _{GS(th)}	-1	-	-2.5		V _{DS} =V _{GS} , I _D =-250μA
G _{FS}	-	5.7	-	S	V _{DS} =-10V, I _D =-5A
I _{GSS}	-	-	±100	nA	V _{GS} =±20V, V _{DS} =0V
I _{DSS}	-	-	-1	μA	V _{DS} =-24V, V _{GS} =0V
R _{DS(ON)}	-	25	34	mΩ	V _{GS} =-10V, I _D =-5A
	-	38	49		V _{GS} =-4.5V, I _D =-4A
Dynamic					
C _{iss}	-	1000	-	pF	V _{DS} =-15V, V _{GS} =0V, f=1MHz
C _{oss}	-	110	-		
C _{rss}	-	95	-		
R _g	-	22	-	Ω	f=1MHz
Q _g *1, 2	-	20	-	nC	V _{DS} =-15V, I _D =-5A, V _{GS} =-10V
Q _{gs} *1, 2	-	3.8	-		
Q _{gd} *1, 2	-	4	-		
t _{d(ON)} *1, 2	-	8.2	-	ns	V _{DS} =-15V, I _D =-5A, V _{GS} =-10V, R _{GS} =10Ω
t _r *1, 2	-	18	-		
t _{d(OFF)} *1, 2	-	65	-		
t _f *1, 2	-	28	-		
Source-Drain Diode					
V _{SD} *1	-	-0.85	-1.2	V	I _S =-5A, V _{GS} =0V
t _{rr}	-	11	-	ns	I _F =-5A, dI _F /dt=100A/μs
Q _{rr}	-	6	-	nC	

Note:


*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

*2. Independent of operating temperature




Typical Characteristics : Q1(N-channel)


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Body Diode Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics (Cont.) : Q1(N-channel)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature






Typical Characteristics (Cont.) : Q1(N-channel)

Single Pulse Power Rating, Junction to Ambient




Transient Thermal Response Curves




Typical Characteristics : Q2(P-channel)


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Body Diode Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics (Cont.) : Q2(P-channel)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature




Typical Characteristics (Cont.) : Q2(P-channel)


Single Pulse Power Rating, Junction to Ambient




Transient Thermal Response Curves




Recommended Soldering Footprint



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note : All temperatures refer to topside of the package, measured on the package body surface.

SOP-8 Dimension



8-Lead SOP-8 Plastic Package
 CYStek Package Code: Q8

Marking:



Device Name → **4503SS**

Date Code → X ← Assembly Site Code

Date Code(counting from left to right) :

1st code: year code, the last digit of Christian year

2nd code : month code, Jan→A, Feb→B, Mar→C, Apr→D
 May→E, Jun→F, Jul→G, Aug→H, Sep→J,
 Oct→K, Nov→L, Dec→M

3rd and 4th codes : production serial number, 01~99

Assembly Site Code : blank→ Site 1, G →Site 2

*: Typical

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069	E	3.800	4.000	0.150	0.157
A1	0.100	0.250	0.004	0.010	E1	5.800	6.200	0.228	0.244
A2	1.350	1.550	0.053	0.061	e	*1.270		*0.050	
b	0.330	0.510	0.013	0.020	L	0.400	1.270	0.016	0.050
c	0.170	0.250	0.006	0.010	θ	0°	8°	0°	8°
D	4.700	5.100	0.185	0.200					

- Notes:**
- Controlling dimension: millimeters.
 - Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 - If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.