

**P-Channel Enhancement Mode Power MOSFET**


# MTB5D0P03Q8

BVDSS	-30V
ID@VGS=-10V, TA=25°C	-20A
ID@VGS=-4.5V, TA=25°C	-16A
ID@VGS=-10V, TC=25°C	-28A
ID@VGS=-4.5V, TC=25°C	-22A
RDSON@VGS=-10V, ID=-20A	4.3mΩ (typ)
RDSON@VGS=-4.5V, ID=-17A	7.0mΩ (typ)


**Features**

- Simple drive requirement
- Low on-resistance
- Fast switching speed
- Pb-free and halogen-free package

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTB5D0P03Q8-0-T3-G	SOP-8 (Pb-free lead plating and halogen-free package)	2500 pcs / tape & reel
MTB5D0P03Q8-0-TF-G	SOP-8 (Pb-free lead plating and halogen-free package)	4000 pcs / tape & reel





**Absolute Maximum Ratings** ( $T_C=25^{\circ}\text{C}$ , unless otherwise noted)

Parameter	Symbol	Limits	Unit
Drain-Source Breakdown Voltage	$BV_{DSS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	
Continuous Drain Current @ $T_A=25^{\circ}\text{C}$ , $V_{GS}=-10\text{V}$	$I_{DSM}$	-20	A
Continuous Drain Current @ $T_A=70^{\circ}\text{C}$ , $V_{GS}=-10\text{V}$		-16	
Continuous Drain Current @ $T_A=25^{\circ}\text{C}$ , $V_{GS}=-4.5\text{V}$		-16	
Continuous Drain Current @ $T_A=70^{\circ}\text{C}$ , $V_{GS}=-4.5\text{V}$		-12.8	
Continuous Drain Current @ $T_C=25^{\circ}\text{C}$ , $V_{GS}=-10\text{V}$	$I_D$	-28	
Continuous Drain Current @ $T_C=100^{\circ}\text{C}$ , $V_{GS}=-10\text{V}$		-17.7	
Continuous Drain Current @ $T_C=25^{\circ}\text{C}$ , $V_{GS}=-4.5\text{V}$		-22	
Continuous Drain Current @ $T_C=100^{\circ}\text{C}$ , $V_{GS}=-4.5\text{V}$		-13.9	
Pulsed Drain Current (Note 1)	$I_{DM}$	-120	
Avalanche Current	$I_{AS}$	-50	
Avalanche Energy @ $L=0.1\text{mH}$ , $I_D=-50\text{A}$ , $V_{DD}=-25\text{V}$	$E_{AS}$	125	mJ
Power Dissipation	$P_D$	$T_C=25^{\circ}\text{C}$	W
		$T_C=100^{\circ}\text{C}$	
Power Dissipation (Note 2)	$P_{DSM}$	$T_A=25^{\circ}\text{C}$	
		$T_A=70^{\circ}\text{C}$	
Operating Junction and Storage Temperature Range	$T_j ; T_{stg}$	-55~+150	$^{\circ}\text{C}$

Note : 1.Pulse width limited by maximum junction temperature.  
 2.Surface mounted on 1 in<sup>2</sup>copper pad of FR-4 board,  $t \leq 10\text{s}$ .

**Thermal Resistance Ratings**

Thermal Resistance	Symbol	Maximum	Unit
Junction-to-Case	$R_{\theta JC}$	20	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient (Note)	$R_{\theta JA}$	40	

Note : When mounted on a 1 in<sup>2</sup> pad of 2 oz copper,  $t \leq 10\text{s}$ ;  $125^{\circ}\text{C}/\text{W}$  when mounted on minimum copper pad. The value in any given application depends on the user's specific board design.


**Electrical Characteristics** ( $T_C=25^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
$BV_{DSS}$	-30	-	-	V	$V_{GS}=0\text{V}$ , $I_D=-250\mu\text{A}$
$\Delta BV_{DSS}/\Delta T_j$	-	-12	-	$\text{mV}/^{\circ}\text{C}$	$I_D=-250\mu\text{A}$ , referenced to $25^{\circ}\text{C}$
$V_{GS(th)}$	-1.4	-	-2.5	V	$V_{DS}=V_{GS}$ , $I_D=-250\mu\text{A}$
$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 25\text{V}$ , $V_{DS}=0\text{V}$
$I_{DSS}$	-	-	-1	$\mu\text{A}$	$V_{DS}=-30\text{V}$ , $V_{GS}=0\text{V}$
$I_{DSS}$	-	-	-10		$V_{DS}=-24\text{V}$ , $V_{GS}=0\text{V}$ , $T_j=125^{\circ}\text{C}$
$R_{DS(ON)}$ (Note 1)	-	4.3	5.6	$\text{m}\Omega$	$I_D=-20\text{A}$ , $V_{GS}=-10\text{V}$
	-	7.0	9.5		$I_D=-17\text{A}$ , $V_{GS}=-4.5\text{V}$

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
G <sub>FS</sub> (Note 1)	-	59	-	S	V <sub>DS</sub> =-5V, I <sub>D</sub> =-20A
<b>Dynamic</b>					
C <sub>iss</sub>	-	6458	-	pF	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHz
C <sub>oss</sub>	-	849	-		
C <sub>rss</sub>	-	402	-		
t <sub>d(ON)</sub> (Note 1&2)	-	23.8	-	ns	V <sub>DS</sub> =-15V, I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V, R <sub>G</sub> =6Ω
t <sub>r</sub> (Note 1&2)	-	25.6	-		
t <sub>d(OFF)</sub> (Note 1&2)	-	187.2	-		
t <sub>f</sub> (Note 1&2)	-	69.4	-		
Q <sub>g</sub> (Note 1&2)	-	113	-	nC	V <sub>DS</sub> =-15V, I <sub>D</sub> =-20A, V <sub>GS</sub> =-10V
Q <sub>gs</sub> (Note 1&2)	-	19.6	-		
Q <sub>gd</sub> (Note 1&2)	-	19.6	-		
R <sub>g</sub>	-	3	-	Ω	f=1MHz
<b>Source-Drain Diode</b>					
I <sub>s</sub>	-	-	-2.1	A	
I <sub>SM</sub> (Note 3)	-	-	-8.4		
V <sub>SD</sub> (Note 1)	-	-0.69	-1	V	I <sub>s</sub> =-2.1A, V <sub>GS</sub> =0V
t <sub>rr</sub>	-	28.4	-	ns	I <sub>F</sub> =-20A, dI <sub>F</sub> /dt=100A/μs
Q <sub>rr</sub>	-	20.8	-	nC	


Note : 1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%  
 2.Independent of operating temperature  
 3.Pulse width limited by maximum junction temperature

### Recommended Soldering Footprint




## Typical Characteristics


Typical Output Characteristics




Normalized Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Source Drain Current vs Source-Drain Voltage









Static Drain-Source On-State Resistance vs Gate-Source Voltage



Normalized Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics(Cont.)**






Typical Characteristics(Cont.)


Single Pulse Power Rating, Junction to Ambient  
 (Note on page 2)




Typical Transfer Characteristics




Transient Thermal Response Curves



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>p</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note : All temperatures refer to topside of the package, measured on the package body surface.



**SOP-8 Dimension**



**Marking:**



Device Code → **B5D0**  
 P03  
 Date Code →         (G) ← Production site code

Date Code(counting from left to right) :  
 1<sup>st</sup> code: year code, the last digit of Christian year  
 2<sup>nd</sup> code : month code, Jan→A, Feb→B, Mar→C, Apr→D  
           May→E, Jun→F, Jul→G, Aug→H, Sep→J,  
           Oct→K, Nov→L, Dec→M  
 3<sup>rd</sup> and 4<sup>th</sup> codes : production serial number, 01~99

Production site code : blank→ JCET, G →GEM

**8-Lead SOP-8 Plastic Package**  
 CYStek Package Code: Q8

\*: Typical

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069	E	3.800	4.000	0.150	0.157
A1	0.100	0.250	0.004	0.010	E1	5.800	6.200	0.228	0.244
A2	1.350	1.550	0.053	0.061	e	*1.270		*0.050	
b	0.330	0.510	0.013	0.020	L	0.400	1.270	0.016	0.050
c	0.170	0.250	0.006	0.010	θ	0°	8°	0°	8°
D	4.700	5.100	0.185	0.200					

- Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.