

**N-Channel Logic Level Enhancement Mode Power MOSFET**


# MTB11N03BQ8

$BV_{DSS}$	30V
$I_D@V_{GS}=10V, T_A=25^\circ C$	12A
$R_{DS(on)}(typ)@V_{GS}=10V, I_D=12A$	8.8mΩ
$R_{DS(on)}(typ)@V_{GS}=4.5V, I_D=12A$	12.8mΩ


**Features**

- Single Drive Requirement
- Low On-resistance
- Fast Switching Characteristic
- Repetitive Avalanche Rated
- Pb-free and Halogen-free package

**Symbol**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTB11N03BQ8-0-T3-G	SOP-8 (Pb-free lead plating & halogen-free package)	2500 pcs / Tape & Reel
MTB11N03BQ8-0-TF-G	SOP-8 (Pb-free lead plating & halogen-free package)	4000 pcs / Tape & Reel





**Absolute Maximum Ratings (Ta=25°C)**

Parameter	Symbol	10s	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	30		V
Gate-Source Voltage	V <sub>GS</sub>	±25		
Continuous Drain Current @ TA=25°C, VGS=10V*3	I <sub>D</sub>	12	8.3	A
Continuous Drain Current @ TA=70°C, VGS=10V*3		7.6	6.6	
Pulsed Drain Current	I <sub>DM</sub>	48 *1		
Avalanche Current	I <sub>AS</sub>	12		
Avalanche Energy @ L=1mH, I <sub>D</sub> =12A, R <sub>G</sub> =25Ω	E <sub>AS</sub>	72		mJ
Repetitive Avalanche Energy @ L=0.05mH	E <sub>AR</sub>	5 *2		
Total Power Dissipation *3	P <sub>D</sub>	TA=25°C	1.4	W
		TA=70°C	0.9	
Operating Junction and Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	-55~+150		°C

**Thermal Data**

Parameter	Symbol	Typical	Maximum	Unit	
Thermal Resistance, Junction-to-ambient *3	R <sub>θJA</sub>	t≤10s	35	40	°C/W
		Steady State	70	85	
Thermal Resistance, Junction-to case	R <sub>θJC</sub>	16	25		

- Note : 1. Pulse width limited by maximum junction temperature.  
 2. Duty cycle≤1%.  
 3. Surface mounted on 1 in<sup>2</sup>copper pad of FR-4 board; 125°C/W when mounted on minimum copper pad.

**Characteristics (Tc=25°C, unless otherwise specified)**


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	30	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
V <sub>GS(th)</sub>	1.0	-	2.5		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA
G <sub>FS</sub> *1	-	19	-	S	V <sub>DS</sub> =5V, I <sub>D</sub> =11A
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±25V, V <sub>DS</sub> =0V
I <sub>DSS</sub>	-	-	1	μA	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V
	-	-	5		V <sub>DS</sub> =24V, V <sub>GS</sub> =0V, T <sub>j</sub> =55°C
R <sub>DS(ON)</sub> *1	-	8.8	12	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =12A
	-	12.8	17	mΩ	V <sub>GS</sub> =4.5V, I <sub>D</sub> =12A
<b>Dynamic</b>					
C <sub>iss</sub>	-	751	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =10V, f=1MHz
C <sub>oss</sub>	-	199	-		
C <sub>rss</sub>	-	106	-		

**Characteristics (Tc=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Qg (VGS=10V) *1, 2	-	15.9	-	nC	VDS=24V, VGS=10V, ID=11A
Qg (VGS=5V) *1, 2	-	9.6	-		
Qgs *1, 2	-	2.7	-		
Qgd *1, 2	-	4.7	-		
td(ON) *1, 2	-	9	-	ns	VDS=15V, ID=5.5A, VGS=10V, RGS=4.7Ω
tr *1, 2	-	17.4	-		
td(OFF) *1, 2	-	32.4	-		
tf *1, 2	-	10	-		
Rg	-	1.8	-	Ω	f=1MHz
<b>Source-Drain Diode</b>					
IS *1	-	-	12	A	
ISM *3	-	-	48		
VSD *1	-	0.84	1.3	V	IS=12A, VGS=0V
trr	-	10.3	-	ns	IF=11A, dIF/dt=100A/μs
Qrr	-	4.2	-	nC	

Note : \*1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%  
 \*2.Independent of operating temperature  
 \*3.Pulse width limited by maximum junction temperature.


**Recommended Soldering Footprint**






### Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics(Cont.)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature






**Typical Characteristics(Cont.)**


Typical Transfer Characteristics




Single Pulse Power Rating, Junction to Ambient  
 (Note on page 2)




Transient Thermal Response Curves



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.




**SOP-8 Dimension**



The diagram shows three views of an 8-lead SOP-8 package: a top view with dimensions D, E, E1, and e; a side view with dimensions c, L, and  $\theta$ ; and a bottom view with dimensions A1, A2, and b.

**Marking:**



The marking diagram shows a package with the following markings: "B11N" at the top, "03B" in the center, and four boxes for the date code followed by "(G)" for the production site code.

Device Code → B11N  
 Date Code → 03B  
 Production site code → (G)

Date Code(counting from left to right) :  
 1<sup>st</sup> code: year code, the last digit of Christian year  
 2<sup>nd</sup> code : month code, Jan→A, Feb→B, Mar→C, Apr→D  
           May→E, Jun→F, Jul→G, Aug→H, Sep→J,  
           Oct→K, Nov→L, Dec→M  
 3<sup>rd</sup> and 4<sup>th</sup> codes : production serial number, 01~99

Production site code : blank→ JCET, G →GEM

**8-Lead SOP-8 Plastic Package**  
 CYStek Package Code: Q8

\*: Typical

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069	E	3.800	4.000	0.150	0.157
A1	0.100	0.250	0.004	0.010	E1	5.800	6.200	0.228	0.244
A2	1.350	1.550	0.053	0.061	e	*1.270		*0.050	
b	0.330	0.510	0.013	0.020	L	0.400	1.270	0.016	0.050
c	0.170	0.250	0.006	0.010	$\theta$	0°	8°	0°	8°
D	4.700	5.100	0.185	0.200					

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.