


**General Purpose NPN Epitaxial Planar Transistors  
 (dual transistors)**

# HBN2411S6R


**Features**

- Two BTC2411chips in a SOT-363 package.
- Mounting possible with SOT-323 automatic mounting machines.
- Transistor elements are independent, eliminating interference.
- Mounting cost and area can be cut in half.
- High  $I_{C(Max)}$  .  $I_{C(Max)} = 0.6A$ .
- Low  $V_{CE(sat)}$  , TYP.  $V_{CE(sat)} = 0.2V$  at  $I_C/I_B = 500mA/50mA$ .  
 Optimal for low Voltage operation .
- Complementary to HBP1036S6R.
- Pb-free lead plating and halogen-free package.

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
HBN2411S6R-0-T1-G	SOT-363 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel





The following characteristics apply to both Tr1 and Tr2

**Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V <sub>CB0</sub>	75	V
Collector-Emitter Voltage	V <sub>CEO</sub>	50	V
Emitter-Base Voltage	V <sub>EBO</sub>	6	V
Collector Current	I <sub>C</sub>	0.6	A
Power Dissipation	P <sub>d</sub>	300(total) (Note)	mW
Operating Junction and Storage Temperature Range	T <sub>j</sub> ; T <sub>stg</sub>	-55~+150	°C

Note : 200mW per element must not be exceeded.


**Characteristics** (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV <sub>CB0</sub>	75	-	-	V	I <sub>C</sub> =100μA
BV <sub>CEO</sub>	50	-	-	V	I <sub>C</sub> =1mA
BV <sub>EBO</sub>	6	-	-	V	I <sub>E</sub> =10μA
I <sub>CB0</sub>	-	-	100	nA	V <sub>CB</sub> =60V
I <sub>CEX</sub>	-	-	100	nA	V <sub>CE</sub> =60V, V <sub>EB</sub> =3V
I <sub>EBO</sub>	-	-	100	nA	V <sub>EB</sub> =4V
*V <sub>CE(sat)</sub> 1	-	-	0.25	V	I <sub>C</sub> =150mA, I <sub>B</sub> =15mA
*V <sub>CE(sat)</sub> 2	-	0.2	0.45	V	I <sub>C</sub> =500mA, I <sub>B</sub> =50mA
*V <sub>BE(sat)</sub> 1	-	-	1.0	V	I <sub>C</sub> =150mA, I <sub>B</sub> =15mA
*V <sub>BE(sat)</sub> 2	-	-	1.2	V	I <sub>C</sub> =500mA, I <sub>B</sub> =50mA
h <sub>FE</sub> 1	20	-	-		V <sub>CE</sub> =1V, I <sub>C</sub> =100μA
h <sub>FE</sub> 2	40	-	-		V <sub>CE</sub> =1V, I <sub>C</sub> =1mA
*h <sub>FE</sub> 3	80	-	-		V <sub>CE</sub> =1V, I <sub>C</sub> =10mA
*h <sub>FE</sub> 4	82	-	390		V <sub>CE</sub> =1V, I <sub>C</sub> =150mA
*h <sub>FE</sub> 5	40	-	-		V <sub>CE</sub> =2V, I <sub>C</sub> =500mA
f <sub>T</sub>	-	230	-	MHz	V <sub>CE</sub> =5V, I <sub>C</sub> =20mA, f=100MHz
C <sub>ob</sub>	-	9.3	-	pF	V <sub>CB</sub> =5V, f=1MHz


\*Pulse Test: Pulse Width ≤380μs, Duty Cycle≤2%

**Typical Characteristics**


Emitter Grounded Output Characteristics




Emitter Grounded Output Characteristics




Current Gain vs Collector Current




Current Gain vs Collector Current



Current Gain vs Collector Current




Saturation Voltage vs Collector Current




**Typical Characteristics(Cont.)**


Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




On Voltage vs Collector Current



Capacitance vs Reverse-biased Voltage




Transition Frequency vs Collector Current






### Typical Characteristics(Cont.)


Power Derating Curves



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

## SOT-363 Dimension

**Marking:**



Date Code:  
 Year + Month  
 Year : 6→2006,  
 7→2007, ..., etc  
 Month : 1→Jan  
 2→Feb, ..., 9→  
 Sep, A→Oct, B  
 →Nov, C→Dec

Device Code

**6-Lead SOT-363R Plastic Surface Mounted Package**  
 CYStek Package Code: S6R

**Style:**  
 Pin 1. Emitter1 (E1)  
 Pin 2. Base1 (B1)  
 Pin 3. Collector2 (C2)  
 Pin 4. Emitter2 (E2)  
 Pin 5. Base2 (B2)  
 Pin 6. Collector1 (C1)

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.900	1.100	0.035	0.043	E1	2.150	2.450	0.085	0.096
A1	0.000	0.100	0.000	0.004	e	0.650 TYP		0.026 TYP	
A2	0.900	1.000	0.035	0.039	e1	1.200	1.400	0.047	0.055
b	0.150	0.350	0.006	0.014	L	0.525 REF		0.021 REF	
c	0.080	0.150	0.003	0.006	L1	0.260	0.460	0.010	0.018
D	2.000	2.200	0.079	0.087	theta	0°	8°	0°	8°
E	1.150	1.350	0.045	0.053					

**Notes :** 1.Controlling dimension : millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material :**

- Lead : Pure tin plated.
- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.