

**NPN Epitaxial Planar Transistor**

# BU941ZLE3

$BV_{CEO}$	350V
$I_C$	15A
$V_{CESAT(MAX)}$	1.6V


**Features**

- High  $BV_{CEO}$
- Low  $V_{CE(SAT)}$
- High current capability
- Built-in clamping zener
- Pb-free lead plating package


**Applications**

- High ruggedness electronic ignitions

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
BU941ZLE3-0-UB-S	TO-220 (Pb-free lead plating)	50 pcs / tube, 20 tubes/ box , 4 boxes/carton





**Absolute Maximum Ratings (Ta=25°C)**

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V <sub>CBO</sub>	350	V
Collector-Emitter Voltage	V <sub>CEO</sub>	350	V
Emitter-Base Voltage	V <sub>EBO</sub>	5	V
Collector Current	I <sub>C(DC)</sub>	15	A
	I <sub>C(Pulse)</sub>	30 *1	
Base Current	I <sub>B(DC)</sub>	1	A
	I <sub>B(Pulse)</sub>	5 *1	
Power Dissipation	Pd(T <sub>A</sub> =25°C)	2	W
	Pd(T <sub>C</sub> =25°C)	150	
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	75	°C/W
Thermal Resistance, Junction to Case	R <sub>θJC</sub>	1	°C/W
Junction Temperature	T <sub>j</sub>	175	°C
Storage Temperature	T <sub>stg</sub>	-65~+175	°C

Note : \*1. Single Pulse Pw=10ms


**Characteristics (Ta=25°C)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV <sub>CBO</sub>	350	-	450	V	I <sub>C</sub> =1mA, I <sub>E</sub> =0
BV <sub>CEO</sub>	350	-	450		I <sub>C</sub> =100mA, I <sub>B</sub> =0
I <sub>CEO</sub>	-	-	10	μA	V <sub>CE</sub> =300V, I <sub>E</sub> =0
I <sub>CBO</sub>	-	-	10		V <sub>CB</sub> =300V, I <sub>E</sub> =0
I <sub>EBO</sub>	-	5.34	10	mA	V <sub>EB</sub> =5V, I <sub>C</sub> =0
*V <sub>CE(sat)</sub> 1	-	1.04	1.6	V	I <sub>C</sub> =6A, I <sub>B</sub> =10mA
*V <sub>CE(sat)</sub> 2	-	1.20	1.8		I <sub>C</sub> =8.4A, I <sub>B</sub> =15mA
*V <sub>CE(sat)</sub> 3	-	1.12	1.6		I <sub>C</sub> =10A, I <sub>B</sub> =250mA
*V <sub>CE(sat)</sub> 4	-	1.39	2.0		I <sub>C</sub> =12A, I <sub>B</sub> =50mA
*V <sub>BE(sat)</sub> 1	-	1.77	2.2		I <sub>C</sub> =8A, I <sub>B</sub> =100mA
*V <sub>BE(sat)</sub> 2	-	1.86	2.5		I <sub>C</sub> =10A, I <sub>B</sub> =250mA
*V <sub>BE(sat)</sub> 3	-	1.94	2.5		I <sub>C</sub> =12A, I <sub>B</sub> =300mA
*h <sub>FE</sub> 1	1000	-	4500		-
*h <sub>FE</sub> 2	600	-	-	-	V <sub>CE</sub> =10V, I <sub>C</sub> =10A
*V <sub>FEC</sub>	-	1.08	1.5	V	I <sub>C</sub> =10A


\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

## Typical Characteristics


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current



Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




**Typical Characteristics(Cont.)**


Saturation Voltage vs Collector Current




Built-in Diode Forward Characteristics




Output Capacitance vs Reverse-Biased Voltage



Power Derating Curve




Power Derating Curve



**Recommended wave soldering condition**


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>p</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**TO-220 Dimension**



The diagram shows three views of a TO-220 package: a top view, a side view, and a marking view. The top view shows dimensions D (width), F (hole diameter), E1 (height to lead base), b1 (lead width), b (lead thickness), e (lead pitch), and e1 (lead width at tip). The side view shows dimensions A (total height), c1 (height to lead base), h (lead height), E (height to lead base), A1 (lead length), and c (lead thickness). The marking view shows a circular hole with the number 4, the device name BU, the part number 941ZL, a date code box, and three leads numbered 1, 2, and 3.

**3-Lead TO-220 Plastic Package**  
 CYStek Package Code: E3

**Marking:**

Device Name → BU  
 Date Code → [ ] [ ]

Style: Pin 1.Base 2.Collector 3.Emitter  
 4.Collector

\*: Typical

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	4.470	4.670	0.176	0.184	E1	12.060	12.460	0.475	0.491
A1	2.520	2.820	0.099	0.111	e	2.540*		0.100*	
b	0.710	0.910	0.028	0.036	e1	4.980	5.180	0.196	0.204
b1	1.170	1.370	0.046	0.054	F	2.590	2.890	0.102	0.114
c	0.310	0.530	0.012	0.021	h	0.000	0.300	0.000	0.012
c1	1.170	1.370	0.046	0.054	L	13.400	13.800	0.528	0.543
D	10.010	10.310	0.394	0.406	L1	3.560	3.960	0.140	0.156
E	8.500	8.900	0.335	0.350	Φ	3.735	3.935	0.147	0.155

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.