


General Purpose NPN Epitaxial Planar Transistor

BTNA06N3


Description

- The BTNA06N3 is designed for use in general purpose amplification and switching application.
- High current , $I_C = 0.5A$
- Low $V_{CE(sat)}$, $V_{CE(sat)} = 0.25V$ (typ.) at $I_C/I_B = 100mA/10mA$
- Complementary to BTPA56N3.
- Pb-free lead plating and halogen-free package

Symbol




Outline



Ordering Information

Device	Package	Shipping
BTNA06N3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel




Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V _{CBO}	150	V
Collector-Emitter Voltage	V _{CEO}	80	V
Emitter-Base Voltage	V _{EBO}	7	V
Collector Current	I _C	500	mA
Power Dissipation	P _D	225	mW
Junction Temperature	T _j	150	°C
Storage Temperature	T _{stg}	-55~+150	°C

Characteristics (Ta=25°C)


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CBO}	150	-	-	V	I _C =100μA
BV _{CEO}	80	-	-	V	I _C =1mA
BV _{EBO}	7	-	-	V	I _E =100μA
I _{CBO}	-	-	100	nA	V _{CB} =120V
I _{CES}	-	-	100	nA	V _{CE} =60V
I _{EBO}	-	-	100	nA	V _{EB} =7V
*V _{CE(sat)}	-	-	0.25	V	I _C =100mA, I _B =10mA
*V _{BE(on)}	-	-	1.2	V	V _{CE} =1V, I _C =100mA
*h _{FE1}	100	-	-	-	V _{CE} =1V, I _C =10mA
*h _{FE2}	100	-	-	-	V _{CE} =1V, I _C =100mA
f _T	100	-	-	MHZ	V _{CE} =2V, I _C =10mA, f=100MHZ

*Pulse Test: Pulse Width ≤380μs, Duty Cycle≤2%


Recommended Soldering Footprint


Characteristic Curves


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




On Voltage vs Collector Current




Power Derating Curve



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _p)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-23 Dimension



Marking:

Date Code



Device Code →

3-Lead SOT-23 Plastic Surface Mounted Package
CYS Package Code: N3

Style : Pin 1.Base 2.Emitter 3.Collector

Date Code: Year+Month
 Year: 3→2003, 4→2004
 Month: 1→1, 2→2, . . .
 9→9, A→10, B→11, C→12

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.035	0.045	0.900	1.150	E1	0.089	0.100	2.250	2.550
A1	0.000	0.004	0.000	0.100	e	0.037 TYP		0.950 TYP	
A2	0.035	0.041	0.900	1.050	e1	0.071	0.079	1.800	2.000
b	0.012	0.020	0.300	0.500	L	0.022 REF		0.550 REF	
c	0.003	0.006	0.080	0.150	L1	0.012	0.020	0.300	0.500
D	0.110	0.118	2.800	3.000	θ	0°	8°	0°	8°
E	0.047	0.055	1.200	1.400					

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.