


Low Vcesat PNP Epitaxial Planar Transistor
BTB5140N3

BV_{CEO}	-40V
I_C	-2A
$R_{CESAT(TYP)}$	0.22 Ω


Features

- Low $V_{CE(sat)}$, $V_{CE(sat)} = -0.25V$ (max), at $I_C / I_B = -500mA / -50mA$
- Pb-free lead plating and halogen-free package

Symbol




Outline



Ordering Information

Device	Package	Shipping
BTB5140N3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel





Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V _{CB0}	-40	V
Collector-Emitter Voltage	V _{CEO}	-40	
Emitter-Base Voltage	V _{EBO}	-5	
Collector Current(DC)	I _C	-2	A
Peak Collector Current	I _{CM}	-4 *1	
Peak Base Current	I _{BM}	-1	
Power Dissipation	P _D	300 *2	mW
		450 *3	
Thermal Resistance, Junction to Ambient	R _{θJA}	417 *2	°C/W
		278 *3	
Thermal Resistance, Junction to Case	R _{θJC}	39	
Operating Junction and Storage Temperature Range	T _j ;T _{stg}	-65~+150	°C

Note :1 Single pulse, Pw=10ms

2 When mounted on a FR-4 PCB, single-sided copper, tinplated and standard footprint.

3 When mounted on a FR-4 PCB, single-sided copper, tinplated and mounting pad for collector 1 cm².


Characteristics (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CB0}	-40	-	-	V	I _C =-50μA, I _E =0
BV _{CEO}	-40	-	-	V	I _C =-1mA, I _B =0
BV _{EBO}	-5	-	-	V	I _E =-50μA, I _C =0
I _{CB0}	-	-	-100	nA	V _{CB} =-40V, I _E =0
I _{CEO}	-	-	-1	μA	V _{CE} =-30V, I _E =0
I _{EBO}	-	-	-100	nA	V _{EB} =-5V, I _C =0
*V _{CE(sat)}	-	-75	-200	mV	I _C =-100mA, I _B =-1mA
*V _{CE(sat)}	-	-110	-250	mV	I _C =-500mA, I _B =-50mA
*V _{CE(sat)}	-	-196	-400	mV	I _C =-1A, I _B =-100mA
*R _{CE(sat)}	-	220	500	mΩ	I _C =-500mA, I _B =-50mA
*V _{BE(sat)}	-	-860	-1	V	I _C =-1A, I _B =-50mA
*V _{BE(on)}	-	-762	-0.9	V	V _{CE} =-5V, I _C =-1A
*h _{FE 1}	300	464	-	-	V _{CE} =-5V, I _C =-1mA
*h _{FE 2}	300	427	600	-	V _{CE} =-5V, I _C =-100mA
*h _{FE 3}	250	360	-	-	V _{CE} =-5V, I _C =-500mA
*h _{FE 4}	160	300	-	-	V _{CE} =-5V, I _C =-1A
f _T	-	75	-	MHz	V _{CE} =-5V, I _C =-10mA, f=100MHz
Cob	-	20	-	pF	V _{CB} =-10V, f=1MHz


*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

Typical Characteristics


Emitter Grounded Output Characteristics




Emitter Grounded Output Characteristics




Emitter Grounded Output Characteristics




Emitter Grounded Output Characteristics



Current Gain vs Collector Current




Current Gain vs Collector Current




Typical Characteristics(Cont.)


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current



Saturation Voltage vs Collector Current




On Voltage vs Collector Current




Typical Characteristics(Cont.)


Capacitance vs Reverse-biased Voltage




Transition Frequency vs Collector Current




Power Derating Curves




Recommended Soldering Footprint



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-23 Dimension



The diagram shows three views of the SOT-23 package: a top view with dimensions D, b, E, E1, e, and e1; a side view with dimensions A, A1, A2, and c; and a perspective view with dimension θ and 0.200. The top view also labels pins 1, 2, and 3.

Marking:



C Date Code
 2H ×
 B E

Style : Pin 1.Base 2.Emitter 3.Collector

Date Code: Year+Month
 Year: 3→2003, 4→2004
 Month: 1→1, 2→2, . . .
 9→9, A→10, B→11, C→12

3-Lead SOT-23 Plastic
 Surface Mounted Package
 CYStek Package Code: N3

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.041	0.049	1.05	1.25	E1	0.059	0.067	1.50	1.70
A1	0.000	0.004	0.00	0.10	E	0.104	0.116	2.65	2.95
A2	0.041	0.045	1.05	1.15	e	0.037 BSC		0.95 BSC	
b	0.012	0.020	0.30	0.50	e1	0.071	0.079	1.80	2.00
c	0.004	0.008	0.10	0.20	L	0.012	0.024	0.30	0.60
D	0.111	0.119	2.82	3.02	θ	0°	8°	0°	8°

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.