



**High Voltage NPN Power Transistor**

# TIP50I3

$BV_{CEO}$	400V
$I_C$	1.5A
$R_{CESAT}$	500m $\Omega$ (max.)

**Features**

- High breakdown voltage,  $V_{CEO}=400V$  (min.)
- High collector current,  $I_{C(max)}=1.5A$  (DC)
- Pb-free lead plating package

**Symbol**

**Outline**

**Absolute Maximum Ratings** ( $T_a=25^\circ C$ )

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	$V_{CBO}$	700	V
Collector-Emitter Voltage	$V_{CEO}$	400	
Emitter-Base Voltage	$V_{EBO}$	9	
Collector Current (DC)	$I_C$	1.5	A
Collector Current (Pulse)	$I_{CM}$	3 (Note)	
Base Current (DC)	$I_B$	0.5	
Base Current (Pulse)	$I_{BM}$	1.5 (Note)	W
Power Dissipation @ $T_A=25^\circ C$	$P_D$	1	
Power Dissipation @ $T_C=25^\circ C$		15	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ C/W$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	8.33	
Junction Temperature	$T_j$	150	$^\circ C$
Storage Temperature	$T_{stg}$	-65~+150	$^\circ C$

 Note : Pulse test,  $P_w \leq 5ms$

**Characteristics (Ta=25°C)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV <sub>CB0</sub>	700	-	-	V	I <sub>C</sub> =100μA
BV <sub>CEO</sub>	400	-	-	V	I <sub>C</sub> =10mA
BV <sub>EBO</sub>	9	-	-	V	I <sub>E</sub> =100μA
I <sub>CBO</sub>	-	-	10	μA	V <sub>CB</sub> =700V, I <sub>E</sub> =0
I <sub>EBO</sub>	-	-	10	μA	V <sub>EB</sub> =9V, I <sub>C</sub> =0
*V <sub>CE(SAT)</sub>	-	-	0.3	V	I <sub>C</sub> =500mA, I <sub>B</sub> =100mA
*V <sub>CE(SAT)</sub>	-	-	0.5	V	I <sub>C</sub> =1 A, I <sub>B</sub> =200mA
*V <sub>CE(SAT)</sub>	-	-	0.8	V	I <sub>C</sub> =1.5 A, I <sub>B</sub> =500mA
*V <sub>BE(SAT)</sub>	-	-	1.2	V	I <sub>C</sub> =1 A, I <sub>B</sub> =200mA
*V <sub>BE(ON)</sub>	-	-	1.2	V	V <sub>CE</sub> =10V, I <sub>C</sub> =1A
*h <sub>FE 1</sub>	50	-	100	-	V <sub>CE</sub> =10V, I <sub>C</sub> =300mA
*h <sub>FE 2</sub>	10	-	-	-	V <sub>CE</sub> =10V, I <sub>C</sub> =1A
f <sub>T</sub>	10	-	-	MHz	V <sub>CE</sub> =10V, I <sub>C</sub> =100mA, f=100MHz
C <sub>ob</sub>	-	21	-	pF	V <sub>CB</sub> =10V, I <sub>E</sub> =0A, f=1MHz
t <sub>on</sub>	-	1.1	-	μs	V <sub>CC</sub> =125V, R <sub>L</sub> =125Ω, I <sub>C</sub> =1A, I <sub>B1</sub> =-I <sub>B2</sub> =0.2A
t <sub>stg</sub>	-	-	4		
t <sub>f</sub>	-	-	0.7		


\*Pulse Test: Pulse Width ≤380μs, Duty Cycle≤2%

**Ordering Information**


Device	Package	Shipping
TIP50I3B-0-UB-G	TO-251AB (RoHS compliant and halogen-free package)	80 pcs / tube, 50 tubes / box
TIP50I3S-0-UB-G	TO-251S (RoHS compliant and halogen-free package)	80 pcs / tube, 50 tubes / box

**Typical Characteristics**


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




On Voltage vs Collector Current



Power Derating Curve




Power Derating Curve



**Recommended wave soldering condition**


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

**TO-251AB Dimension**



Marking:

Product Name → TIP50 ← Date Code

Style: Pin 1.Base 2.Collector 3.Emitter

3-Lead TO-251 Plastic Package  
 CYStek Package Code: I3


DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.250	0.262	6.350	6.650	I	0.087	0.094	2.200	2.400
B	0.205	0.213	5.200	5.400	J	0.213	0.224	5.400	5.700
C	0.571	0.587	14.500	14.900	K	0.295	0.311	7.500	7.900
D	0.028	0.035	0.700	0.900	L	0.042	0.054	1.050	1.350
E	0.020	0.028	0.500	0.700	M	0.017	0.023	0.430	0.580
F	0.091 TYP		2.300 TYP		N	0.118 REF		3.000 REF	
G	0.091 TYP		2.300 TYP		S	0.197 REF		5.000 REF	
H	0.017	0.023	0.430	0.580	T	0.150 REF		3.800 REF	

Notes: 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**TO-251S Dimension**



Marking :

Device Name → **TIP50** ← Date Code

3-Lead TO-251S Plastic Package  
 CYStek Package Code: I3

Style : Pin 1. Base 2. Collector 3. Emitter

\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.256	0.264	6.500	6.700	K	0.138	REF	3.500	REF
B	0.201	0.215	5.100	5.460	L	0.036	0.046	0.910	1.110
C	0.409	0.433	10.400	11.000	L2	0.063	REF	1.600	REF
E	0.026	0.034	0.660	0.860	M	0.018	0.023	0.460	0.580
F	0.086	0.094	2.186	2.386	S	0.190	REF	4.830	REF
H	0.018	0.023	0.460	0.580	T	0.211	REF	5.350	REF
h	0.000	0.012	0.000	0.300	U	0.070	REF	1.780	REF
I	0.087	0.094	2.200	2.400	V	0.030	REF	0.760	REF
J	0.236	0.244	6.000	6.200	Φ	0.043	0.051	1.100	1.300

Notes: 1. Controlling dimension: inch.  
 2. Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3. If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.