

**-100V P-Channel Enhancement Mode MOSFET**


# MTE300P10KN3

$BV_{DSS}$	-100V
$I_D @ V_{GS}=-10V, T_A=25^{\circ}C$	-1.2A
$R_{DS(on)}@V_{GS}=-10V, I_D=-1A$	378mΩ (typ)


**Features**

- Low gate charge
- Compact and low profile SOT-23 package
- Advanced trench process technology
- High density cell design for ultra low on resistance
- ESD Protected Gate
- Pb-free lead plating package

**Symbol**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTE300P10KN3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / tape & reel





**Absolute Maximum Ratings (Ta=25°C)**

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V <sub>DS</sub>	-100	V
Gate-Source Voltage	V <sub>GS</sub>	±20	
Continuous Drain Current @ TA=25°C, VGS=-10V (Note 3)	I <sub>D</sub>	-1.2	A
Continuous Drain Current @ TA=70°C, VGS=-10V (Note 3)		-0.96	
Pulsed Drain Current (Notes 1, 2)	I <sub>DM</sub>	-9	
Maximum Power Dissipation (Note 3)	P <sub>D</sub>	1.38	W
Linear Derating Factor			0.01
Operating Junction and Storage Temperature Range	T <sub>j</sub> ; T <sub>stg</sub>	-55~+150	°C

- Note : 1. Pulse width limited by maximum junction temperature.  
 2. Pulse width ≤ 300μs, duty cycle ≤ 2%.  
 3. Surface mounted on 1 in<sup>2</sup> copper pad of FR-4 board; 270°C/W when mounted on minimum copper pad

**Thermal Performance**

Parameter	Symbol	Limit	Unit
Thermal Resistance, Junction-to-Ambient(PCB mounted)	R <sub>th,ja</sub>	90	°C/W

Note : Surface mounted on 1 in<sup>2</sup> copper pad of FR-4 board; 270°C/W when mounted on minimum copper pad


**Electrical Characteristics (Tj=25°C, unless otherwise noted)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	-100	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA
ΔBV <sub>DSS</sub> /ΔT <sub>j</sub>	-	0.1	-	V/°C	Reference to 25°C, I <sub>D</sub> =-250μA
V <sub>GS(th)</sub>	-2	-	-4	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
I <sub>GSS</sub>	-	-	±100	μA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V
I <sub>DSS</sub>	-	-	-1		V <sub>DS</sub> =-100V, V <sub>GS</sub> =0V
	-	-	-25		V <sub>DS</sub> =-80V, V <sub>GS</sub> =0V (T <sub>j</sub> =70°C)
*R <sub>DSON</sub>	-	378	475	mΩ	I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V
*G <sub>FS</sub>	-	2	-	S	V <sub>DS</sub> =-15V, I <sub>D</sub> =-1A
<b>Dynamic</b>					
C <sub>iss</sub>	-	303	-	pF	V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V, f=1MHz
C <sub>oss</sub>	-	42	-		
C <sub>rss</sub>	-	19	-		
t <sub>d(ON)</sub>	-	12.2	-	ns	V <sub>DS</sub> =-50V, I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V, R <sub>G</sub> =25Ω
t <sub>r</sub>	-	18.2	-		
t <sub>d(OFF)</sub>	-	43.2	-		
t <sub>f</sub>	-	41.2	-		

Qg	-	6.4	-	nC	V <sub>DS</sub> =-80V, I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V
Qgs	-	1.7	-		
Qgd	-	1.8	-		
<b>Source-Drain Diode</b>					
*I <sub>S</sub>	-	-	-1.2	A	
*I <sub>SM</sub>	-	-	-9		
*V <sub>SD</sub>	-	-0.79	-1.2	V	V <sub>GS</sub> =0V, I <sub>S</sub> =-1A
T <sub>rr</sub>	-	20.5	-	ns	V <sub>GS</sub> =0V, I <sub>F</sub> =-1A, dI <sub>F</sub> /dt=100A/μs
Q <sub>rr</sub>	-	18.5	-	nC	

\*Pulse Test : Pulse Width ≤300μs, Duty Cycle ≤2%


**Recommended Soldering Footprint**




Unit :  $\frac{\text{mm}}{\text{inches}}$

## Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature






**Typical Characteristics(Cont.)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Maximum Safe Operating Area




Gate Charge Characteristics



Maximum Drain Current vs Junction Temperature




Typical Transfer Characteristics






**Typical Characteristics(Cont.)**


Forward Transfer Admittance vs Drain Current




Single Pulse Power Rating, Junction to Case




Transient Thermal Response Curves



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Ts_max to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts_min)	100°C	150°C
-Temperature Max(Ts_max)	150°C	200°C
-Time(ts_min to ts_max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T_L)	183°C	217°C
- Time (t_L)	60-150 seconds	60-150 seconds
Peak Temperature(T_P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.



**SOT-23 Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1063	0.1220	2.70	3.10	J	0.0034	0.0079	0.085	0.20
B	0.0472	0.0630	1.20	1.60	K	0.0128	0.0266	0.32	0.67
C	0.0335	0.0512	0.89	1.30	L	0.0335	0.0453	0.85	1.15
D	0.0118	0.0197	0.30	0.50	S	0.0830	0.1161	2.10	2.95
G	0.0669	0.0910	1.70	2.30	V	0.0098	0.0256	0.25	0.65
H	0.0000	0.0040	0.00	0.10					

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.