

**N-Channel Enhancement Mode Power MOSFET**


# MTE2D4N06FP

BV <sub>DSS</sub>	60V
I <sub>D</sub> @ V <sub>GS</sub> =10V, T <sub>C</sub> =25°C	60A
R <sub>DS(on)(TYP)</sub> @ V <sub>GS</sub> =10V, I <sub>D</sub> =20A	3.2mΩ
R <sub>DS(on)(TYP)</sub> @ V <sub>GS</sub> =7V, I <sub>D</sub> =20A	3.4mΩ


**Features**

- Low Gate Charge
- Simple Drive Requirement
- Fast Switching Characteristic
- RoHS compliant package

**Symbol**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTE2D4N06FP-0-UB-S	TO-220FP (Pb-free lead plating package)	50 pcs/tube, 20 tubes/box, 4 boxes / carton



**Absolute Maximum Ratings** ( $T_C=25^\circ\text{C}$ , unless otherwise noted)

Parameter		Symbol	Limits	Unit
Drain-Source Voltage		$V_{DS}$	60	V
Gate-Source Voltage		$V_{GS}$	$\pm 30$	
Continuous Drain Current @ $T_C=25^\circ\text{C}$ , $V_{GS}=10\text{V}$ (package limit)		ID	60	A
Continuous Drain Current @ $T_C=25^\circ\text{C}$ , $V_{GS}=10\text{V}$ (silicon limit)			105	
Continuous Drain Current @ $T_C=100^\circ\text{C}$ , $V_{GS}=10\text{V}$ (silicon limit)			74.3	
Pulsed Drain Current (Note 4)		IDM	420	
Continuous Drain Current @ $T_A=25^\circ\text{C}$ (Note 2)		IDSM	15	
Continuous Drain Current @ $T_A=70^\circ\text{C}$ (Note 2)			12	
Avalanche Current (Note 5)		IAS	10	
Avalanche Energy @ $L=1\text{mH}$ , $I_D=10\text{A}$ , $V_{DD}=25\text{V}$ (Note 5)		EAS	50 *	mJ
Repetitive Avalanche Energy @ $L=0.1\text{mH}$ (Note 3)		EAR	11	
Power Dissipation	$T_C=25^\circ\text{C}$ (Note 1)	PD	107	W
	$T_C=100^\circ\text{C}$ (Note 1)		53.5	
Power Dissipation	$T_A=25^\circ\text{C}$ (Note 2)	PD <sub>SM</sub>	2	
	$T_A=70^\circ\text{C}$ (Note 2)		1.3	
Operating Junction and Storage Temperature		$T_j, T_{stg}$	-55~+175	$^\circ\text{C}$

\* 100% UIS testing in condition of  $V_{DD}=25\text{V}$ ,  $L=1\text{mH}$ ,  $V_G=10\text{V}$ ,  $I_L=6\text{A}$ , Rated  $V_{DS}=60\text{V}$ **Thermal Data**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{th,j-c}$	1.4	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max, $t \leq 10\text{s}$ (Note 1)	$R_{th,j-a}$	15	
Thermal Resistance, Junction-to-ambient, max (Note 1)		62.5	

- Note : 1. The power dissipation  $P_D$  is based on  $T_{J(MAX)}=175^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
2. The value of  $R_{\theta JA}$  is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2 oz. copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design, and the maximum temperature of  $175^\circ\text{C}$  may be used if the PCB allows it.
3. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}=175^\circ\text{C}$ . Ratings are based on low frequency and low duty cycles to keep initial  $T_J=25^\circ\text{C}$ .
4. Pulse width  $\leq 300\mu\text{s}$  pulses and duty cycle  $\leq 0.5\%$ .
5. Pulse width limited by junction temperature.
6. The  $R_{\theta JA}$  is the sum of thermal resistance from junction to case  $R_{\theta JC}$  and case to ambient.




**Characteristics (Tc=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	60	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
V <sub>GS(th)</sub>	2.0	-	4.0		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA
G <sub>FS</sub>	-	66	-	S	V <sub>DS</sub> =5V, I <sub>D</sub> =20A
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±30V
I <sub>DSS</sub>	-	-	100		V <sub>DS</sub> =48V, V <sub>GS</sub> =0V
	-	-	10	μA	V <sub>DS</sub> =48V, V <sub>GS</sub> =0V, T <sub>j</sub> =55°C
*R <sub>DS(ON)</sub>	-	3.2	4.2	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =20A
	-	3.4	4.5		V <sub>GS</sub> =7V, I <sub>D</sub> =20A
<b>Dynamic</b>					
*Q <sub>g</sub>	-	141.5	-	nC	I <sub>D</sub> =60A, V <sub>DS</sub> =30V, V <sub>GS</sub> =10V
*Q <sub>gs</sub>	-	14.6	-		
*Q <sub>gd</sub>	-	55.0	-		
*t <sub>d(ON)</sub>	-	42.4	-	ns	V <sub>DS</sub> =30V, I <sub>D</sub> =60A, V <sub>GS</sub> =10V, R <sub>G</sub> =4.7Ω
*t <sub>r</sub>	-	67.8	-		
*t <sub>d(OFF)</sub>	-	108	-		
*t <sub>f</sub>	-	61.8	-		
C <sub>iss</sub>	-	5663	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =30V, f=1MHz
C <sub>oss</sub>	-	970	-		
C <sub>rss</sub>	-	359	-		
R <sub>g</sub>	-	1.7	-	Ω	f=1MHz
<b>Source-Drain Diode</b>					
*I <sub>S</sub>	-	-	60	A	
*V <sub>SD</sub>	-	0.65	1	V	I <sub>S</sub> =1A, V <sub>GS</sub> =0V
*t <sub>rr</sub>	-	33	-	ns	I <sub>F</sub> =60A, V <sub>GS</sub> =0, dI <sub>F</sub> /dt=100A/μs
*Q <sub>rr</sub>	-	25	-	nC	


\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

**Typical Characteristics**


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics(Cont.)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature






**Typical Characteristics(Cont.)**


Typical Transfer Characteristics



Single Pulse Power Rating, Junction to Case




Transient Thermal Response Curves



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**TO-220FP Dimension**



**3-Lead TO-220FP Plastic Package**  
 CYStek Package Code: FP

**Marking:**

Device Name → E2D4  
 N06  
 Date Code → □□□□

Style: Pin 1.Gate 2.Drain 3.Source

\*Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.171	0.183	4.35	4.65	G	0.246	0.258	6.25	6.55
A1	0.051 REF		1.300 REF		H	0.138 REF		3.50 REF	
A2	0.112	0.124	2.85	3.15	H1	0.055 REF		1.40 REF	
A3	0.102	0.110	2.60	2.80	H2	0.256	0.272	6.50	6.90
b	0.020	0.030	0.50	0.75	J	0.031 REF		0.80 REF	
b1	0.031	0.041	0.80	1.05	K	0.020		0.50 REF	
b2	0.047 REF		1.20 REF		L	1.102	1.118	28.00	28.40
c	0.020	0.030	0.500	0.750	L1	0.043	0.051	1.10	1.30
D	0.396	0.404	10.06	10.26	L2	0.036	0.043	0.92	1.08
E	0.583	0.598	14.80	15.20	M	0.067 REF		1.70 REF	
e	0.100 *		2.54*		N	0.012 REF		0.30 REF	
F	0.106 REF		2.70 REF						

- Notes:**
- Controlling dimension: millimeters.
  - Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
  - If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.