

N-Channel Enhancement Mode Power MOSFET


MTD9D0N06H8

BV _{DSS}		60V
I _D @V _{GS} =10V, T _C =25°C		56A
I _D @V _{GS} =10V, T _A =25°C		13.8A
R _{DS(on)(TYP)}	V _{GS} =10V, I _D =25A	5.1mΩ
	V _{GS} =4.5V, I _D =25A	7.4mΩ


Features

- Single Drive Requirement
- Low On-resistance
- Fast Switching Characteristic
- Repetitive Avalanche Rated
- Pb-free lead plating and Halogen-free package

Symbol




Outline



Ordering Information

Device	Package	Shipping
MTD9D0N06H8-0-T6-G	DFN 5 ×6 (Pb-free lead plating and halogen-free package)	3000 pcs / tape & reel





Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	10s	Steady State	Unit	
Drain-Source Voltage	V _{DS}	60		V	
Gate-Source Voltage	V _{GS}	±20			
Continuous Drain Current @ T _C =25°C, V _{GS} =10V (silicon limit) (Note 1)	I _D	80		A	
Continuous Drain Current @ T _C =25°C, V _{GS} =10V (package limit) (Note 1)		56			
Continuous Drain Current @ T _C =100°C, V _{GS} =10V (Note 1)		35			
Continuous Drain Current @ T _A =25°C, V _{GS} =10V (Note 2)	I _{DSM}	20.8	13.8		
Continuous Drain Current @ T _A =70°C, V _{GS} =10V (Note 2)		16.6	11.0		
Continuous Drain Current @ T _A =85°C, V _{GS} =10V (Note 2)		15.0	9.9		
Pulsed Drain Current (Note 3)	I _{DM}	224 *1			
Avalanche Current (Note 3)	I _{AS}	40			
Avalanche Energy @ L=0.1mH, I _D =40A, V _{DD} =30V (Note 2, 4)	E _{AS}	80		mJ	
Repetitive Avalanche Energy @ L=0.05mH (Note 3)	E _{AR}	10 *2			
Total Power Dissipation	P _D	T _C =25°C (Note 1)	83		W
		T _C =100°C (Note 1)	33		
	P _{DSM}	T _A =25°C (Note 2)	5.7	2.5	
		T _A =70°C (Note 2)	4.0	1.8	
		T _A =85°C (Note 2)	3.6	1.6	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55~+150		°C	

Thermal Data

Parameter	Symbol	Typical	Maximum	Unit	
Thermal Resistance, Junction-to-ambient (Note 2)	R _{θJA}	t≤10s	18	22	°C/W
		Steady State	42	50	
Thermal Resistance, Junction-to-case	R _{θJC}	1.4	1.5		

- Note : 1. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
2. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2 oz. copper, in a still air environment with T_A=25°C. The power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
3. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and low duty cycles to keep initial T_J=25°C.
4. 100% tested by conditions of L=0.1mH, I_{AS}=10A, V_{GS}=10V, V_{DD}=30V




Characteristics (Tc=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	60	-	-	V	V _{GS} =0V, I _D =250μA
V _{GS(th)}	1.4	-	2.6		V _{DS} = V _{GS} , I _D =250μA
G _{FS} *1	-	30	-	S	V _{DS} =10V, I _D =30A
I _{GSS}	-	-	±100	nA	V _{GS} =±20V
I _{DSS}	-	-	1	μA	V _{DS} =48V, V _{GS} =0V
	-	-	25		V _{DS} =48V, V _{GS} =0V, T _j =125°C
R _{DS(ON)} *1	-	5.1	6.4	mΩ	V _{GS} =10V, I _D =25A
	-	7.4	9.6		V _{GS} =4.5V, I _D =25A
Dynamic					
C _{iss}	-	1619	-	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz
C _{oss}	-	275	-		
C _{rss}	-	143	-		
Q _g *1, 2	-	42.8	-	nC	V _{DS} =48V, V _{GS} =10V, I _D =25A
Q _{gs} *1, 2	-	5.8	-		
Q _{gd} *1, 2	-	15.6	-		
t _{d(ON)} *1, 2	-	15.2	-	ns	V _{DS} =30V, I _D =1A, V _{GS} =10V, R _{GS} =6Ω
t _r *1, 2	-	22.4	-		
t _{d(OFF)} *1, 2	-	74	-		
t _f *1, 2	-	36	-		
R _g	-	4	-	Ω	f=1MHz
Source-Drain Diode					
I _S *1	-	-	56	A	
I _{SM} *3	-	-	224		
V _{SD} *1	-	0.82	1.2	V	I _S =25A, V _{GS} =0V
t _{rr}	-	18	-	ns	I _F =25A, dI _F /dt=100A/μs
Q _{rr}	-	12	-	nC	

Note : *1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%
 *2.Independent of operating temperature
 *3.Pulse width limited by maximum junction temperature.


Recommended Soldering Footprint




unit : mm

Typical Characteristics


Typical Output Characteristics




Brekdwn Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature






Typical Characteristics(Cont.)


Typical Transfer Characteristics




Single Pulse Maximum Power Dissipation




Transient Thermal Response Curves



Reel Dimension



Carrier Tape Dimension




Notes :

1. 10 sprocket hole pitch cumulative tolerance±0.2.
2. Camber not to exceed 1mm in 100mm.
3. material : conductive black polystyrene.
4. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note :1. All temperatures refer to topside of the package, measured on the package body surface.
 2.For devices mounted on FR-4 PCB of 1.6mm or equivalent grade PCB. If other grade PCB is used, care should be taken to match the coefficients of thermal expansion between components and PCB. If they are not matched well, the solder joints may crack or the bodies of the parts may crack or shatter as the assembly cools.

DFN5x6 Dimension



Marking :

Device Name → **D9D0**

Date Code → **N06**

8-Lead DFN5x6 Plastic Package
 CYS Package Code : H8

Date Code(counting from left to right) :

1st code: year code, the last digit of Christian year

2nd code : month code, Jan→A, Feb→B, Mar→C, Apr→D, May→E, Jun→F, Jul→G, Aug→H, Sep→J, Oct→K, Nov→L, Dec→M

3rd and 4th codes : production serial number, 01~99

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039	k	1.190	1.390	0.047	0.055
A3	0.254	REF	0.010	REF	b	0.350	0.450	0.014	0.018
D	4.944	5.096	0.195	0.201	e	1.270	TYP.	0.050	TYP.
E	5.974	6.126	0.235	0.241	L	0.559	0.711	0.022	0.028
D1	3.910	4.110	0.154	0.162	L1	0.424	0.576	0.017	0.023
E1	3.375	3.575	0.133	0.141	H	0.574	0.726	0.023	0.029
D2	4.824	4.976	0.190	0.196	θ	10°	12°	10°	12°
E2	5.674	5.826	0.223	0.229					

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.