

N -Channel Logic Level Enhancement Mode Power MOSFET


MTD55N10J3

BV _{DSS}		100V
I _D @ V _{GS} =10V, T _C =25°C		18A
R _{DS(on)(TYP)}	V _{GS} =10V, I _D =18A	53mΩ
	V _{GS} =4.5V, I _D =12A	56mΩ


Features

- Low Gate Charge
- Simple Drive Requirement
- Pb-free lead plating package

Equivalent Circuit




Outline



Ordering Information

Device	Package	Shipping
MTD55N10J3-0-T3-G	TO-252 (Pb-free lead plating and halogen-free package)	2500 pcs / Tape & Reel





Absolute Maximum Ratings (T_C=25°C, unless otherwise noted)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current @ V _{GS} =10V, T _C =25°C	I _D	18	A
Continuous Drain Current @ V _{GS} =10V, T _C =100°C		11	
Pulsed Drain Current *1	I _{DM}	40	
Avalanche Current	I _{AS}	18	mJ
Avalanche Energy @ L=0.1mH, I _D =18A, R _G =25Ω	E _{AS}	16	
Repetitive Avalanche Energy @ L=0.1mH (Note 2)	E _{AR}	4.6	
Total Power Dissipation @ T _C =25°C	P _d	50	W
Total Power Dissipation @ T _A =25°C		1.14	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55~+150	°C

Note : *1. Pulse width limited by maximum junction temperature
 *2. Duty cycle ≤ 1%

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	R _{th,j-c}	2.5	°C/W
Thermal Resistance, Junction-to-ambient, max	R _{th,j-a}	110	


Characteristics (T_C=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	100	-	-	V	V _{GS} =0V, I _D =250μA
V _{GS(th)}	1	2	3		V _{DS} = V _{GS} , I _D =250μA
I _{GSS}	-	-	±100	nA	V _{GS} =±20V, V _{DS} =0V
I _{DSS}	-	-	1	μA	V _{DS} =80V, V _{GS} =0V
	-	-	25		V _{DS} =80V, V _{GS} =0V, T _J =125°C
R _{DS(ON)} *1	-	53	70	mΩ	V _{GS} =10V, I _D =18A
	-	56	75		V _{GS} =4.5V, I _D =12A
G _{FS} *1	-	24	-	S	V _{DS} =5V, I _D =18A
Dynamic					
Q _g *1, 2	-	16	-	nC	I _D =12A, V _{DS} =80V, V _{GS} =10V
Q _{gs} *1, 2	-	2.1	-		
Q _{gd} *1, 2	-	7.8	-		
t _{d(ON)} *1, 2	-	7	-	ns	V _{DS} =50V, I _D =12A, V _{GS} =10V, R _G =6Ω
t _r *1, 2	-	5	-		
t _{d(OFF)} *1, 2	-	22	-		
t _f *1, 2	-	10	-		

Ciss	-	657	-	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz
Coss	-	79	-		
Crss	-	35	-		
Source-Drain Diode					
I _S *1	-	-	18	A	
I _{SM} *3	-	-	40		
V _{SD} *1	-	0.87	1.3	V	I _F =I _S , V _{GS} =0V
trr	-	50	-	ns	I _F =18A, dI _F /dt=100A/μs
Q _{rr}	-	80	-	nC	

Note : *1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%
 *2.Independent of operating temperature
 *3.Pulse width limited by maximum junction temperature.


Recommended soldering footprint




Unit ($\frac{\text{mm}}{\text{inch}}$)

Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature






Typical Characteristics(Cont.)


Typical Transfer Characteristics



Power Derating Curve




Transient Thermal Response Curves



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

TO-252 Dimension



3-Lead TO-252 Plastic Surface Mount Package
 CYStek Package Code: J3

Style: Pin 1.Gate 2.Drain 3.Source 4.Drain

Date Code :
 First Code : Last digit of Christian Year
 Second Code : Month Code : Jan→A, Feb→B, Mar→C, Apr→D, May→E, Jun→F, Jul→G,
 Aug→H, Sep→J, Oct→K, Nov→L, Dec→M
 Last Two Codes : Production Serial Code, 01~99

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.087	0.094	2.200	2.400	L	0.382	0.406	9.712	10.312
A1	0.000	0.005	0.000	0.127	L1	0.114	REF	2.900	REF
b	0.025	0.030	0.635	0.770	L2	0.055	0.067	1.400	1.700
c	0.018	0.023	0.460	0.580	L3	0.063	REF	1.600	REF
D	0.256	0.264	6.500	6.700	L4	0.024	0.039	0.600	1.000
D1	0.201	0.215	5.100	5.460	Φ	0.043	0.051	1.100	1.300
D2	0.190	REF	4.830	REF	θ	0°	8°	0°	8°
E	0.236	0.244	6.000	6.200	h	0.000	0.012	0.000	0.300
e	0.086	0.094	2.186	2.386	v	0.207	REF	5.250	REF

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead : Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.