N-Channel Enhancement Mode Power MOSFET

MTBC7N10N3

Features

- Low On Resistance
- Low Gate Charge
- Fast Switching Characteristic
- ESD protected gate

BV_{DSS}	100V
I_D@V_{GS}=10V, T_A=25°C	0.9A
$R_{DS(ON)}$ typ.@V_{GS}=10V, I_D=1A	390mΩ
$R_{DS(ON)}$ typ.@V_{GS}=4.5V, I_D=0.5A	410mΩ

Equivalent Circuit

MTBC7N10N3



G : Gate S : Source D : Drain

Outline

SOT-23



Ordering Information

Device	Package	Shipping
MTBC7N10N3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel

- Environment friendly grade : S for RoHS compliant products, G for RoHS compliant and green compound products
- Packing spec, T1 : 3000 pcs / tape & reel,7” reel
- Product rank, zero for no rank products
- Product name

Absolute Maximum Ratings (T_A=25°C)

Parameter			Symbol	Limits	Unit
Drain-Source Voltage			V_{DS}	100	V
Gate-Source Voltage			V_{GS}	±20	
Continuous Drain Current @ V_{GS}=10V, T_A=25°C		*a	I_D	0.9	A
Continuous Drain Current @ V_{GS}=10V, T_A=70°C		*a		0.7	
Pulsed Drain Current		*b	I_{DM}	3.6	
Continuous Body Diode Forward Current @ T_A=25°C		*a	I_S	0.6	
Total Power Dissipation	T_A=25°C	*a	P_D	0.8	W
	T_A=70°C	*a		0.5	
Operating Junction and Storage Temperature Range			T_J, T_{stg}	-55~+150	°C

Thermal Data

Parameter		Symbol	Steady State	Unit
Thermal Resistance, Junction-to-ambient	*a	$R_{\theta JA}$	150	°C/W

Note:

*a. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2 oz. copper, in a still air environment with T_A=25°C. The power dissipation P_D is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

*b. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$=150°C. Ratings are based on low frequency and low duty cycles to keep initial T_J=25°C.

Electrical Characteristics (T_A=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	100	-	-	V	V_{GS}=0V, I_D=250μA
$V_{GS(th)}$	1	-	2.5		V_{DS}=V_{GS}, I_D=250μA
G_{FS}	-	2	-	S	V_{DS}=10V, I_D=1A
I_{GSS}	-	-	±10	μA	V_{GS}=±16V, V_{DS}=0V
I_{DSS}	-	-	1		V_{DS}=80V, V_{GS}=0V
$R_{DS(ON)}$	-	390	520	mΩ	V_{GS}=10V, I_D=1A
	-	410	560		V_{GS}=4.5V, I_D=0.5A
Dynamic					
Ciss	-	102	-	pF	V_{DS}=50V, V_{GS}=0V, f=1MHz
Coss	-	20	-		
Crss	-	15	-		
Rg	-	17	-	Ω	f=1MHz
Qg *1, 2	-	3.4	-	nC	V_{DS}=50V, I_D=1A, V_{GS}=10V
Qgs *1, 2	-	0.7	-		
Qgd *1, 2	-	0.2	-		
$t_{d(ON)}$ *1, 2	-	5.7	-	ns	V_{DS}=50V, I_D=0.5A, V_{GS}=10V, R_{GS}=10Ω
tr *1, 2	-	1.2	-		
$t_{d(OFF)}$ *1, 2	-	15	-		
t_f *1, 2	-	6.5	-		
Source-Drain Diode					
V_{SD} *1	-	0.83	1.2	V	I_S=1A, V_{GS}=0V
trr	-	16	-	ns	I_F=1A, dI_F/dt=100A/μs
Qrr	-	11	-	nC	

Note:
*1. Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%
*2. Independent of operating temperature

Typical Characteristics

Typical Output Characteristics



Breakdown Voltage vs Ambient Temperature



Static Drain-Source On-State resistance vs Drain Current



Body Diode Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage



Drain-Source On-State Resistance vs Junction Temperature



Typical Characteristics (Cont.)

Capacitance vs Drain-to-Source Voltage



Threshold Voltage vs Junction Temperature



Forward Transfer Admittance vs Drain Current



Gate Charge Characteristics



Maximum Safe Operating Area



Maximum Drain Current vs Junction Temperature



Typical Characteristics (Cont.)





Recommended soldering footprint



Unit : mm

Reel Dimension



Carrier Tape Dimension



Notes:
1. 10 sprocket hole pitch cumulative tolerance ±0.2.
2. Camber not to exceed 1mm in 100mm.
3. Material : conductive Black Polystyrene.
4. Ao & Bo measured on a plane 0.3mm above the bottom of the pocket.
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

Unit : millimeter

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat −Temperature Min(Ts min) −Temperature Max(Ts max) −Time(ts min to ts max)	 100°C 150°C 60-120 seconds	 150°C 200°C 60-180 seconds
Time maintained above: −Temperature (T_L) − Time (t_L)	 183°C 60-150 seconds	 217°C 60-150 seconds
Peak Temperature(T_P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-23 Dimension







Style: Pin 1.Gate 2.Source 3.Drain

Date Code: Year+Month
Year: 3→2003, 4→2004
Month: 1→1, 2→2, • • •
9→9, A→10, B→11, C→12

3-Lead SOT-23 Plastic
Surface Mounted Package
CYStek Package Code: N3

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.035	0.045	0.900	1.150	E1	0.089	0.100	2.250	2.550
A1	0.000	0.004	0.000	0.100	e	0.037 TYP.		0.950 TYP.	
A2	0.035	0.041	0.900	1.050	e1	0.071	0.079	1.800	2.000
b	0.012	0.020	0.300	0.500	L	0.022 REF.		0.550 REF.	
c	0.003	0.006	0.080	0.150	L1	0.012	0.020	0.300	0.500
D	0.110	0.118	2.800	3.000	θ	0 °	8 °	0 °	8 °
E	0.047	0.055	1.200	1.400					

Notes: 1.Controlling dimension: millimeters.
2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek ***semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.***
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.