

100V N-Channel Logic Level Enhancement Mode MOSFET


MTBC7N10N3

BV_{DSS}	100V
$I_D @ T_A=25^{\circ}C, V_{GS}=10V$	1A
$R_{DS(on)(TYP)} @ V_{GS}=10V, I_D=1A$	389m Ω
$R_{DS(on)(TYP)} @ V_{GS}=4.5V, I_D=1A$	413m Ω
$R_{DS(on)(TYP)} @ V_{GS}=4V, I_D=1A$	407m Ω


Features

- Lower gate charge.
- ESD protected gate.
- Pb-free lead plating and Halogen-free package.

Equivalent Circuit




Outline



Ordering Information

Device	Package	Shipping
MTBC7N10N3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / tape & reel





Absolute Maximum Ratings ($T_C=25^{\circ}\text{C}$, unless otherwise noted)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	$T_A=25^{\circ}\text{C}, V_{GS}=10\text{V}$	1
		$T_A=70^{\circ}\text{C}, V_{GS}=10\text{V}$	0.8
Pulsed Drain Current	I_{DM}	4 (Note 1 & 2)	A
Power Dissipation	P_D	1 (Note 3)	W
		0.54 (Note 4)	
Operating Junction and Storage Temperature	T_j, T_{stg}	-55 ~ +150	$^{\circ}\text{C}$

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-ambient, max	$R_{th,j-a}$	125 (Note 3)	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max	$R_{th,j-a}$	231 (Note 4)	

- Note : 1. Pulse width limited by maximum junction temperature.
 2. Duty cycle $\leq 1\%$.
 3. Surface mounted on a ceramic board (30x30x0.8mm), $t \leq 10\text{s}$.
 4. Surface mounted on a FR-4 board (12x20x0.8mm), $t \leq 10\text{s}$; $357^{\circ}\text{C}/\text{W}$ when mounted on min. copper pad.

Electrical Characteristics ($T_A=25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	100	-	-	V	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$
$\Delta BV_{DSS}/\Delta T_j$	-	107	-	$\text{mV}/^{\circ}\text{C}$	$I_D=1\text{mA}$, referenced to 25°C
$V_{GS(th)}$	1	1.3	2.5	V	$V_{DS}=10\text{V}, I_D=1\text{mA}$
$\Delta V_{GS(th)}/\Delta T_j$	-	-3	-	$\text{mV}/^{\circ}\text{C}$	$I_D=1\text{mA}$, referenced to 25°C
I_{GSS}	-	-	± 10	μA	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$
I_{DSS}	-	-	1		$V_{DS}=100\text{V}, V_{GS}=0\text{V}$
	-	-	10		$V_{DS}=80\text{V}, V_{GS}=0\text{V}, T_j=125^{\circ}\text{C}$
$*R_{DS(ON)}^1$	-	389	520	m Ω	$I_D=1\text{A}, V_{GS}=10\text{V}$
	-	407	560		$I_D=1\text{A}, V_{GS}=4.5\text{V}$
	-	413	580		$I_D=1\text{A}, V_{GS}=4\text{V}$
$*G_{FS}^1$	1	2.4	-	S	$I_D=1\text{A}, V_{GS}=10\text{V}$
Dynamic					
C_{iss}	-	103	150	pF	$V_{DS}=25\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$
C_{oss}	-	18	27		
C_{rss}	-	17	24		


* $t_{d(ON)}$ ^{1 2}	-	3.6	7.2	ns	$V_{DS}=50V, I_D=0.5A, V_{GS}=10V,$ $R_G=10\Omega$
* t_r ^{1 2}	-	16	24		
* $t_{d(OFF)}$ ^{1 2}	-	17.2	26		
* t_f ^{1 2}	-	18.8	28		
* Q_g ^{1 2}	-	1.6	3.2	nC	$V_{DS}=50V, I_D=1A, V_{GS}=5V$
* Q_{gs} ^{1 2}	-	0.8	1.6		
* Q_{gd} ^{1 2}	-	0.5	1.5		
R_g	-	18	-	Ω	$f=1MHz$
Source-Drain Diode					
I_S	-	-	0.8	A	
V_{SD} ¹	-	0.8	1.2	V	$I_S=1A, V_{GS}=0V$

¹ Pulse test : Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$

² Independent of operating temperature


³ Pulse width limited by maximum junction temperature

Recommended Soldering Footprint




Typical Characteristics


Typical Output Characteristics




Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Typical Transfer Characteristics









Static Drain-Source On-State resistance vs Drain Current



Reverse Drain Current vs Source-Drain Voltage




Typical Characteristics(Cont.)




Typical Characteristics(Cont.)


Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature



Power Derating Curve




Single Pulse Maximum Power Dissipation




Typical Characteristics(Cont.)


Transient Thermal Response Curves



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-23 Dimension



*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1102	0.1204	2.80	3.04	J	0.0034	0.0070	0.085	0.177
B	0.0472	0.0630	1.20	1.60	K	0.0128	0.0266	0.32	0.67
C	0.0335	0.0512	0.89	1.30	L	0.0335	0.0453	0.85	1.15
D	0.0118	0.0197	0.30	0.50	S	0.0830	0.1161	2.10	2.95
G	0.0669	0.0910	1.70	2.30	V	0.0098	0.0256	0.25	0.65
H	0.0005	0.0040	0.013	0.10					

- Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.