

**N- AND P-Channel Logic Level Enhancement Mode MOSFET**


# MTBA5C10V8

	N-CH	P-CH
BV <sub>DSS</sub>	100V	-100V
I <sub>D</sub> @V <sub>GS</sub> =10V(-10V)	2.3A	-1.7A
R <sub>DSON</sub> @V <sub>GS</sub> =10V(-10V) typ.	126.5mΩ	216mΩ
R <sub>DSON</sub> @V <sub>GS</sub> =4.5V(-4.5V) typ.	130mΩ	227mΩ


**Features**

- Simple drive requirement
- Low on-resistance
- Fast switching speed
- Pb-free lead plating and halogen-free package

**Equivalent Circuit**




**Outline**



**Ordering Information**

Device	Package	Shipping
MTBA5C10V8-0-T6-G	DFN3x3 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel





**Absolute Maximum Ratings** (T<sub>C</sub>=25°C, unless otherwise noted)

Parameter		Symbol	Limits		Unit
			N-channel	P-channel	
Drain-Source Breakdown Voltage		BV <sub>DSS</sub>	100	-100	V
Gate-Source Voltage		V <sub>GS</sub>	±20	±20	
Continuous Drain Current *2	T <sub>A</sub> =25 °C, V <sub>GS</sub> =10V (-10V)	I <sub>DSM</sub>	2.3	-1.7	A
	T <sub>A</sub> =70 °C, V <sub>GS</sub> =10V (-10V)		1.8	-1.4	
Continuous Drain Current	T <sub>C</sub> =25 °C, V <sub>GS</sub> =10V (-10V)	I <sub>D</sub>	3.4	-2.6	
	T <sub>C</sub> =100 °C, V <sub>GS</sub> =10V (-10V)		2.4	-1.8	
Pulsed Drain Current *3		I <sub>DM</sub>	10	-10	
Total Power Dissipation	Single device operation	P <sub>DSM</sub>	1.5 *2		W
	Single device value at dual operation		1.24 *2		
	T <sub>C</sub> =25°C	P <sub>D</sub> *1	3.75		
	T <sub>C</sub> =100°C		1.88		
Operating Junction and Storage Temperature Range		T <sub>j</sub> ; T <sub>stg</sub>	-55~+175		°C

**Thermal Data**

Parameter	Symbol	Value	Unit
Max. Thermal Resistance, Junction-to-ambient, single device operation	R <sub>th,j-a</sub>	84 *2	°C/W
Max. Thermal Resistance, Junction-to-ambient, single device value at dual operation		101 *2	
Max. Thermal Resistance, Junction-to-case	R <sub>th,j-c</sub>	40	

- Note : 1. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=175 °C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
2. The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup>FR-4 board with 2 oz. copper, in a still air environment with T<sub>A</sub>=25 °C, t<sub>≤</sub>5s. 216 °C/W when mounted on a minimum pad of 2 oz. copper. The power dissipation P<sub>DSM</sub> is based on R<sub>θJA</sub> and the maximum allowed junction temperature of 150 °C. The value in any given application depends on the user's specific board design.
3. Pulse width limited by junction temperature T<sub>J(MAX)</sub>=175°C. Ratings are based on low duty cycles to keep initial T<sub>J</sub>=25°C.

**N-Channel Electrical Characteristics** (T<sub>C</sub>=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	100	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
V <sub>GS(th)</sub>	1	-	2.5		V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V
I <sub>DSS</sub>	-	-	1	μA	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V
	-	-	10		V <sub>DS</sub> =100V, V <sub>GS</sub> =0V, T <sub>j</sub> =70°C
*R <sub>DS(ON)</sub>	-	126.5	155	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =2.3A
	-	130.0	175		V <sub>GS</sub> =5V, I <sub>D</sub> =2A
*G <sub>FS</sub>	-	7	-	S	V <sub>DS</sub> =5V, I <sub>D</sub> =2.3A
<b>Dynamic</b>					
C <sub>iss</sub>	-	1221	-	pF	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1MHz
C <sub>oss</sub>	-	31	-		
C <sub>rss</sub>	-	22	-		



*td(ON)	-	9.2	-	ns	V <sub>DS</sub> =50V, I <sub>D</sub> =1A, V <sub>GS</sub> =10V, R <sub>G</sub> =6Ω
*tr	-	16.6	-		
*td(OFF)	-	37.2	-		
*tf	-	15.6	-		
*Qg	-	18.7	-	nC	V <sub>DS</sub> =80V, I <sub>D</sub> =2.3A, V <sub>GS</sub> =10V
*Qgs	-	2.7	-		
*Qgd	-	3.1	-		
<b>Body Diode</b>					
*V <sub>SD</sub>	-	0.78	1.2	V	V <sub>GS</sub> =0V, I <sub>S</sub> =2.3A
*trr	-	18	-	ns	I <sub>S</sub> =2.3A, V <sub>GS</sub> =0V, dI/dt=100A/μs
*Qrr	-	15.3	-	nC	


\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

**P-Channel Electrical Characteristics (T<sub>c</sub>=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
B <sub>V</sub> D <sub>SS</sub>	-100	-	-	V	V <sub>GS</sub> =0, I <sub>D</sub> =-250μA
V <sub>GS(th)</sub>	-1.0	-	-2.5		V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V
I <sub>DSS</sub>	-	-	-1	μA	V <sub>DS</sub> =-100V, V <sub>GS</sub> =0V
	-	-	-10		V <sub>DS</sub> =-10V, V <sub>GS</sub> =0V, T <sub>j</sub> =70°C
*R <sub>D</sub> S(ON)	-	216	285	mΩ	V <sub>GS</sub> =-10V, I <sub>D</sub> =-1.5A
	-	227	295		V <sub>GS</sub> =-5V, I <sub>D</sub> =-1A
*G <sub>FS</sub>	-	5.3	-	S	V <sub>DS</sub> =-5V, I <sub>D</sub> =-1.5A
<b>Dynamic</b>					
C <sub>iss</sub>	-	1282	-	pF	V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V, f=1MHz
C <sub>oss</sub>	-	58	-		
C <sub>rss</sub>	-	27	-		
*td(ON)	-	8.4	-	ns	V <sub>DS</sub> =-50V, I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V, R <sub>G</sub> =6Ω
*tr	-	17.8	-		
*td(OFF)	-	60.2	-		
*tf	-	18.6	-		
*Qg	-	19.1	-	nC	V <sub>DS</sub> =-80V, I <sub>D</sub> =-1.7A, V <sub>GS</sub> =-10V
*Qgs	-	3.0	-		
*Qgd	-	3.1	-		
<b>Body Diode</b>					
*V <sub>SD</sub>	-	-0.82	-1.2	V	V <sub>GS</sub> =0V, I <sub>S</sub> =-2.3A
*trr	-	16.6	-	ns	I <sub>S</sub> =-2.3A, V <sub>GS</sub> =0V, dI/dt=100A/μs
*Qrr	-	13.4	-	nC	

\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

### Recommended Soldering Footprint




unit : mm




**Typical Characteristics : Q1( N-channel )**


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics(Cont.) : Q1( N-channel)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature




**Typical Characteristics(Cont.) : Q1( N-channel)**


Typical Transfer Characteristics




Single Pulse Power Rating, Junction to Ambient  
 (Note on page 2)



Transient Thermal Response Curves




Maximum Drain Current vs Case Temperature






Typical Characteristics : Q2( P-channel)


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature






**Typical Characteristics(Cont.) : Q2(P-channel)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature






Typical Characteristics(Cont.) : Q2(P-channel)


Typical Transfer Characteristics




Single Pulse Power Rating, Junction to Ambient  
 (Note on page 2)




Transient Thermal Response Curves




Maximum Drain Current vs Case Temperature



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (TL)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**DFN3x3 Dimension**



DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.650	0.850	0.026	0.033	b	0.200	0.400	0.008	0.016
A1	0.152	REF	0.006	REF	e	0.550	0.750	0.022	0.030
A2	0.000	0.050	0.000	0.002	L	0.300	0.500	0.012	0.020
D	2.900	3.100	0.114	0.122	L1	0.180	0.480	0.007	0.019
D1	0.935	1.135	0.037	0.045	L2	0.000	0.100	0.000	0.004
D2	0.280	0.480	0.011	0.019	L3	0.000	0.100	0.000	0.004
E	2.900	3.100	0.114	0.122	H	0.315	0.515	0.012	0.020
E1	3.150	3.450	0.124	0.136	θ	9°	13°	9°	13°
E2	1.535	1.935	0.060	0.076					

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.