

N -Channel Enhancement Mode Power MOSFET


MTB7D0N06RJ3

BV_{DSS}	60V
I_D @ V_{GS}=10V, T_C=25°C	56A
R_{DS(ON)}@ V_{GS}=10V, I_D=20A	6.0m Ω (typ)
R_{DS(ON)}@ V_{GS}=4.5V, I_D=15A	9.5m Ω (typ)


Features

- Low Gate Charge
- Simple Drive Requirement
- Pb-free lead plating and halogen-free package

Equivalent Circuit




Outline



Ordering Information

Device	Package	Shipping
MTB7D0N06RJ3-0-T3-G	TO-252 (Pb-free lead plating and halogen-free package)	2500 pcs / Tape & Reel





Absolute Maximum Ratings ($T_C=25^{\circ}\text{C}$, unless otherwise noted)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current @ $T_C=25^{\circ}\text{C}$, $V_{GS}=10\text{V}$	I_D	56	A
Continuous Drain Current @ $T_C=100^{\circ}\text{C}$, $V_{GS}=10\text{V}$		35.4	
Continuous Drain Current @ $T_A=25^{\circ}\text{C}$, $V_{GS}=10\text{V}$ *2	I_{DSM}	12.7	
Continuous Drain Current @ $T_A=100^{\circ}\text{C}$, $V_{GS}=10\text{V}$ *2		8.0	
Continuous Drain Current @ $T_A=25^{\circ}\text{C}$, $V_{GS}=10\text{V}$ *3		10.2	
Continuous Drain Current @ $T_A=100^{\circ}\text{C}$, $V_{GS}=10\text{V}$ *3		6.5	
Pulsed Drain Current *1	I_{DM}	224	
Avalanche Current @ $L=0.1\text{mH}$	I_{AS}	48	
Avalanche Energy @ $L=1\text{mH}$, $I_D=20\text{A}$, $V_{DD}=25\text{V}$ *4	E_{AS}	200	mJ
Total Power Dissipation @ $T_C=25^{\circ}\text{C}$	P_D	50	W
Total Power Dissipation @ $T_C=100^{\circ}\text{C}$		20	
Total Power Dissipation @ $T_A=25^{\circ}\text{C}$ *2	P_{DSM}	2.5	
Total Power Dissipation @ $T_A=100^{\circ}\text{C}$ *2		1.0	
Total Power Dissipation @ $T_A=25^{\circ}\text{C}$ *3		1.7	
Total Power Dissipation @ $T_A=100^{\circ}\text{C}$ *3		0.7	
Operating Junction and Storage Temperature Range	T_j, T_{stg}	$-55\sim+150$	$^{\circ}\text{C}$

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{th,j-c}$	2.5	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max *2	$R_{th,j-a}$	50	
Thermal Resistance, Junction-to-ambient, max *3		75	

- Note :
- *1. Pulse width limited by maximum junction temperature
 - *2. When the device is mounted on 1 in² FR-4 board with 2 oz. copper.
 - *3. When the device is on the minimum pad size recommended.
 - *4. 100% tested by conditions of $L=0.1\text{mH}$, $I_{AS}=20\text{A}$, $V_{GS}=10\text{V}$, $V_{DD}=25\text{V}$.
 - *5. The power dissipation P_D is based on $T_{j(MAX)}=150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
 - *6. The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.


Characteristics ($T_C=25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	60	-	-	V	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$
$\Delta BV_{DSS}/\Delta T_j$	-	0.03	-	$\text{V}/^{\circ}\text{C}$	Reference to 25°C , $I_D=250\mu\text{A}$
$V_{GS(th)}$	1	-	2.5	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
G_{FS} *1	-	21.3	-	S	$V_{DS}=5\text{V}$, $I_D=10\text{A}$
I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$

IDSS	-	-	1	μA	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}$
	-	-	25		$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}, T_{\text{j}}=125^{\circ}\text{C}$
RDS(ON) *1	-	6.0	8	$\text{m}\Omega$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$
	-	9.5	13.5		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=15\text{A}$
Dynamic					
Qg *1, 2	-	46.9	-	nC	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$
Qgs *1, 2	-	9.5	-		
Qgd *1, 2	-	9.6	-		
td(ON) *1, 2	-	17.6	-	ns	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=20\text{A}, V_{\text{GS}}=10\text{V}, R_{\text{GS}}=3\Omega$
tr *1, 2	-	17.4	-		
td(OFF) *1, 2	-	54.6	-		
tf *1, 2	-	10	-		
Ciss	-	2751	-	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=30\text{V}, f=1\text{MHz}$
Coss	-	358	-		
Crss	-	41	-		
Rg	-	1.8	-	Ω	$f=1\text{MHz}$
Source-Drain Diode					
IS *1	-	-	40	A	
ISM *3	-	-	160		
VSD *1	-	0.87	1.2	V	$I_{\text{S}}=20\text{A}, V_{\text{GS}}=0\text{V}$
trr	-	23.5	-	ns	$I_{\text{F}}=20\text{A}, dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$
Qrr	-	18.5	-	nC	

Note : *1.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
 *2.Independent of operating temperature
 *3.Pulse width limited by maximum junction temperature.


Recommended soldering footprint


 Unit ($\frac{\text{mm}}{\text{inch}}$)




Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature




Typical Characteristics(Cont.)


Typical Transfer Characteristics




Single Pulse Power Rating, Junction to Case




Transient Thermal Response Curves



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

TO-252 Dimension



3-Lead TO-252 Plastic Surface Mount Package
 CYStek Package Code: J3

Style: Pin 1.Gate 2.Drain 3.Source
 4.Drain

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.087	0.094	2.200	2.400	e	0.086	0.094	2.186	2.386
A1	0.000	0.005	0.000	0.127	e1	0.172	0.188	4.372	4.772
B	0.039	0.048	0.990	1.210	H	0.163	REF	4.140	REF
b	0.026	0.034	0.660	0.860	K	0.190	REF	4.830	REF
b1	0.026	0.034	0.660	0.860	L	0.386	0.409	9.800	10.400
C	0.018	0.023	0.460	0.580	L1	0.114	REF	2.900	REF
C1	0.018	0.023	0.460	0.580	L2	0.055	0.067	1.400	1.700
D	0.256	0.264	6.500	6.700	L3	0.024	0.039	0.600	1.000
D1	0.201	0.215	5.100	5.460	P	0.026	REF	0.650	REF
E	0.236	0.244	6.000	6.200	V	0.211	REF	5.350	REF

- Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead : Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.