



P-Channel Enhancement Mode Power MOSFET

MTB450P10KL3


Features

- Simple drive requirement
- Small package outline
- ESD protected gate
- Pb-free lead plating package

BV_{DSS}	-100V
$I_D @ T_A=25^{\circ}C, V_{GS}=-10V$	-1.3A
$R_{DS(on)} @ V_{GS}=-10V, I_D=-1A$	440m Ω (typ)
$R_{DS(on)} @ V_{GS}=-4.5V, I_D=-1A$	520m Ω (typ)

Equivalent Circuit

Outline

Ordering Information

Device	Package	Shipping
MTB450P10KL3-0-T3-G	SOT-223 (Pb-free lead plating & Halogen-free package)	2500 pcs / Tape & Reel





Absolute Maximum Ratings ($T_C=25^{\circ}\text{C}$, unless otherwise noted)

Parameter	Symbol	Limits	Unit	
Drain-Source Voltage	V_{DS}	-100	V	
Gate-Source Voltage	V_{GS}	± 20		
Continuous Drain Current @ $V_{GS}=-10\text{V}$, $T_C=25^{\circ}\text{C}$	I_D	-3.0	A	
Continuous Drain Current @ $V_{GS}=-10\text{V}$, $T_C=100^{\circ}\text{C}$		-1.9		
Continuous Drain Current @ $V_{GS}=-10\text{V}$, $T_A=25^{\circ}\text{C}$		-1.3		
Continuous Drain Current @ $V_{GS}=-10\text{V}$, $T_A=70^{\circ}\text{C}$		-1.0		
Pulsed Drain Current *1	I_{DM}	-12		
Avalanche Current @ $L=0.1\text{mH}$	I_{AS}	-7		
Avalanche Energy @ $L=0.1\text{mH}$, $I_D=-7\text{A}$	E_{AS}	2.4	mJ	
Total Power Dissipation	P_D	@ $T_C=25^{\circ}\text{C}$	10	W
		@ $T_C=100^{\circ}\text{C}$	4	
		@ $T_A=25^{\circ}\text{C}$	1.8	
		@ $T_A=70^{\circ}\text{C}$	1.1	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55~+150	$^{\circ}\text{C}$	

Note : *1. Pulse width limited by maximum junction temperature
 *2. Duty cycle $\leq 1\%$

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{\theta JC}$	12.3	$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-ambient, max	$R_{\theta JA}$	67 (Note)	

Note : Surface mounted on a 1 in² pad of 2 oz. copper, $t \leq 10\text{s}$; 120°C/W when mounted on minimum copper pad.

Characteristics ($T_C=25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	-100	-	-	V	$V_{GS}=0\text{V}$, $I_D=-250\mu\text{A}$
$V_{GS(th)}$	-1	-	-2.5		$V_{DS}=V_{GS}$, $I_D=-250\mu\text{A}$
I_{GSS}	-	-	± 10	μA	$V_{GS}=\pm 16\text{V}$, $V_{DS}=0\text{V}$
I_{DSS}	-	-	-1	μA	$V_{DS}=-80\text{V}$, $V_{GS}=0\text{V}$
	-	-	-10		$V_{DS}=-80\text{V}$, $V_{GS}=0\text{V}$, $T_J=70^{\circ}\text{C}$
$R_{DS(ON)}$ *1	-	440	600	$\text{m}\Omega$	$V_{GS}=-10\text{V}$, $I_D=-1\text{A}$
	-	520	725		$V_{GS}=-4.5\text{V}$, $I_D=-1\text{A}$
G_{FS} *1	-	2.7	-	S	$V_{DS}=-5\text{V}$, $I_D=-1\text{A}$
Dynamic					
Q_g *1, 2	-	6	-	nC	$V_{DS}=-50\text{V}$, $I_D=-1\text{A}$, $V_{GS}=-10\text{V}$
Q_{gs} *1, 2	-	1	-		
Q_{gd} *1, 2	-	1.3	-		
$t_{d(ON)}$ *1, 2	-	5	-	ns	$V_{DS}=-50\text{V}$, $I_D=-1\text{A}$, $V_{GS}=-10\text{V}$, $R_G=6\Omega$
t_r *1, 2	-	16	-		
$t_{d(OFF)}$ *1, 2	-	18	-		
t_f *1, 2	-	16	-		


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Ciss	-	263	-	pF	V _{DS} =-50V, V _{GS} =0V, f=1MHz
Coss	-	21	-		
Crss	-	16	-		
Rg	-	5.7	-	Ω	f=1MHz
Source-Drain Diode					
I _S *1	-	-	-1.3	A	
I _{SM} *3	-	-	-5.2		
V _{SD} *1	-	-0.83	-1.2	V	I _S =-1A, V _{GS} =0V
trr	-	16.2	-	ns	I _F =-1A, dI _F /dt=100A/μs
Qrr	-	11.1	-	nC	

Note : *1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

*2.Independent of operating temperature

*3.Pulse width limited by maximum junction temperature.


Recommended soldering footprint






Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Maximum Safe Operating Area




Maximum Safe Operating Area



Maximum Drain Current vs Junction Temperature




Maximum Drain Current vs Case Temperature




Typical Characteristics(Cont.)


Single Pulse Power Rating, Junction to Ambient
 (Note on page 2)




Single Pulse Power Rating, Junction to Case



Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics




Typical Characteristics(Cont.)


Transient Thermal Response Curves




Transient Thermal Response Curves



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _p)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-223 Dimension



Style: Pin 1.Gate 2.Drain 3.Source

Marking:



Device Name → **BF5PH**
 Date Code → □□□□

Date Code(counting from left to right) :
 1st code: year code, the last digit of Christian year
 2nd code : month code, Jan→A, Feb→B, Mar→C,
 Apr→D, May→E, Jun→F, Jul→G, Aug→
 H, Sep→J, Oct→K, Nov→L, Dec→M
 3rd and 4th codes : production serial number, 01~99

3-Lead SOT-223 Plastic
 Surface Mounted Package
 CYStek Package Code: L3

*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1142	0.1220	2.90	3.10	G	0.0551	0.0709	1.40	1.80
B	0.2638	0.2874	6.70	7.30	H	0.0098	0.0138	0.23	0.35
C	0.1299	0.1457	3.30	3.70	I	0.0008	0.0039	0.02	0.10
D	0.0236	0.0315	0.60	0.80	a1	*13°	-	*13°	-
E	*0.0906	-	*2.30	-	a2	0°	10°	0°	10°
F	0.2480	0.2638	6.30	6.70					

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.