

N-Channel Enhancement Mode Power MOSFET


MTB1D0N03RH8

BV_{DSS}		30V
$I_D@V_{GS}=10V, T_C=25^\circ C$ (silicon limit)		200A
$I_D@V_{GS}=10V, T_C=25^\circ C$ (package limit)		84A
$I_D@V_{GS}=10V, T_A=25^\circ C$		34.5A
$R_{DS(on)(TYP)}$	$V_{GS}=10V, I_D=20A$	0.7m Ω
	$V_{GS}=4.5V, I_D=20A$	1.3m Ω


Features

- Single Drive Requirement
- Low On-resistance
- Fast Switching Characteristic
- Pb-free lead plating and Halogen-free package

Symbol




Outline



Ordering Information

Device	Package	Shipping
MTB1D0N03RH8-0-T6-G	DFN 5 x6 (Pb-free lead plating and halogen-free package)	3000 pcs / tape & reel





Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	10s	Steady State	Unit	
Drain-Source Voltage	V _{DS}	30		V	
Gate-Source Voltage	V _{GS}	±20			
Continuous Drain Current @ T _C =25°C, V _{GS} =10V (silicon limit) (Note 1)	I _D	200		A	
Continuous Drain Current @ T _C =100°C, V _{GS} =10V (silicon limit) (Note 1)		126.5			
Continuous Drain Current @ T _C =25°C, V _{GS} =10V (package) (Note 1)		84			
Continuous Drain Current @ T _A =25°C, V _{GS} =10V (Note 2)	I _{DSM}	52	34.5		
Continuous Drain Current @ T _A =70°C, V _{GS} =10V (Note 2)		41.6	27.6		
Continuous Drain Current @ T _A =85°C, V _{GS} =10V (Note 2)		37.5	24.9		
Pulsed Drain Current (Note 3)	I _{DM}	588 *1			
Avalanche Current @ L=0.1mH (Note 3)	I _{AS}	108			
Avalanche Energy @ L=1mH, I _D =50A, V _{DD} =15V (Note 4)	E _{AS}	1250		mJ	
Repetitive Avalanche Energy @ L=0.05mH (Note 3)	E _{AR}	8 *2			
Total Power Dissipation	P _D	T _C =25°C (Note 1)	83		W
		T _C =100°C (Note 1)	33		
	P _{DSM}	T _A =25°C (Note 2)	5.7	2.5	
		T _A =70°C (Note 2)	4.0	1.8	
		T _A =85°C (Note 2)	3.6	1.6	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55~+150		°C	

Thermal Data

Parameter	Symbol	Typical	Maximum	Unit	
Thermal Resistance, Junction-to-ambient (Note 2)	R _{θJA}	t≤10s	18	22	°C/W
		Steady State	42	50	
Thermal Resistance, Junction-to-case	R _{θJC}	1.3	1.5		

- Note : 1. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
2. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2 oz. copper, in a still air environment with T_A=25°C. The power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
3. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and low duty cycles to keep initial T_J=25°C.
4. 100% tested by conditions of L=0.5mH, I_{AS}=12A, V_{GS}=10V, V_{DD}=15V




Characteristics (Tc=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	30	-	-	V	V _{GS} =0V, I _D =250μA
V _{GS(th)}	1	-	2.5		V _{DS} = V _{GS} , I _D =250μA
G _{FS} *1	-	42.5	-	S	V _{DS} = 10V, I _D =20A
I _{GSS}	-	-	±100	nA	V _{GS} =±20V, V _{DS} =0V
I _{DSS}	-	-	1	μA	V _{DS} = 24V, V _{GS} = 0V
	-	-	25		V _{DS} = 24V, V _{GS} = 0V, T _j =125°C
R _{DS(ON)} *1	-	0.7	1	mΩ	V _{GS} = 10V, I _D =20A
	-	1.3	1.8		V _{GS} = 4.5V, I _D =20A
Dynamic					
C _{iss}	-	6257		pF	V _{GS} =0V, V _{DS} =20V, f=1MHz
C _{oss}	-	4552			
C _{rss}	-	214			
Q _g (V _{GS} =10V) *1, 2	-	108		nC	V _{DS} =20V, V _{GS} =10V, I _D =20A
Q _g (V _{GS} =4.5V) *1, 2	-	54.6			
Q _{gs} *1, 2	-	19.6	-		
Q _{gd} *1, 2	-	20.9	-		
t _{d(ON)} *1, 2	-	30.4		ns	V _{DD} =15V, I _D =20A, V _{GS} =10V, R _G =1Ω
t _r *1, 2	-	20.6			
t _{d(OFF)} *1, 2	-	84.8			
t _f *1, 2	-	14.2			
R _g	-	0.8	-	Ω	f=1MHz
Source-Drain Diode					
I _s *1	-	-	60	A	
I _{SM} *3	-	-	588		
V _{SD} *1	-	0.77	1.2	V	I _s =20A, V _{GS} =0V
t _{rr}	-	69.7		ns	I _F =20A, dI _F /dt=100A/μs
Q _{rr}	-	82.1		nC	


Note : *1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%
 *2.Independent of operating temperature
 *3.Pulse width limited by maximum junction temperature.

Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature






Typical Characteristics(Cont.)


Typical Transfer Characteristics




Single Pulse Power Rating, Junction to Case




Single Pulse Maximum Power Dissipation, Junction to Ambient



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature




Typical Characteristics(Cont.)


Transient Thermal Response Curves







Transient Thermal Response Curves




Recommended Soldering Footprint & Stencil Design




- | | |
|---|--|
|  solder lands |  solder paste
125 μm stencil |
|  solder resist |  occupied area |

unit : mm

Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

DFN5x6 Dimension

Marking:

Device Code →

Date Code →

Assembly site code :
blank : site 1
G : site 2

B1D0

N03R

□□□□ (X)

8-Lead DFN5x6 Plastic Package
 CYS Package Code : H8

Date code : (From left to right)
 First code : Year code, the last digit of Christine year.
 For example, 2017→7, 2018→8, 2019→9, ..., etc.
 Second code : Month code, Jan→A, Feb→B, Mar→C, Apr→D,
 May→E, Jun→F, Jul→G, Aug→H, Sep→J, Oct→K,
 Nov→L, Dec→M
 Third and fourth codes : production serial number, 01~99

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.90	1.10	0.035	0.043	E2	3.38	3.78	0.133	0.149
A1	0.00	0.05	0.000	0.002	e	1.27 BSC		0.050 BSC	
b	0.33	0.51	0.013	0.020	H	0.41	0.61	0.016	0.024
C	0.20	0.30	0.008	0.012	K	1.10	-	0.043	-
D1	4.80	5.00	0.189	0.197	L	0.51	0.71	0.020	0.028
D2	3.61	3.96	0.142	0.156	L1	0.06	0.20	0.002	0.008
E	5.90	6.10	0.232	0.240	θ	8°	12°	8°	12°
E1	5.70	5.80	0.224	0.228					

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.