

Dual N-Channel Enhancement Mode Power MOSFET


MTB100A06KRH8

BV_{DSS}	60V
I_D@V_{GS}=10V, T_C=25°C	11.3A
I_D@V_{GS}=10V, T_C=100°C	7.1A
I_D@V_{GS}=10V, T_A=25°C	3.2A
I_D@V_{GS}=10V, T_A=70°C	2.6A
R_{DS(ON)}@V_{GS}=10V, I_D=2.2A	82mΩ (typ)
R_{DS(ON)}@V_{GS}=4.5V, I_D=1.3A	133mΩ (typ)


Features

- Low On Resistance
- Simple Drive Requirement
- Low Gate Charge
- Fast Switching Characteristic
- ESD protected gate
- Pb-free lead plating and Halogen-free package

Equivalent Circuit




Outline



Ordering Information

Device	Package	Shipping
MTB100A06KRH8-0-T6-G	DFN 5 ×6 (Pb-free lead plating and halogen-free package)	3000 pcs / tape & reel





Absolute Maximum Ratings ($T_C=25^{\circ}\text{C}$, unless otherwise noted)

Parameter		Symbol	Limits	Unit
Drain-Source Voltage		V_{DS}	60	V
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current @ $T_C=25^{\circ}\text{C}$, $V_{GS}=10\text{V}$ (Note 1)		I_D	11.3	A
Continuous Drain Current @ $T_C=100^{\circ}\text{C}$, $V_{GS}=10\text{V}$ (Note 1)			7.1	
Continuous Drain Current @ $T_A=25^{\circ}\text{C}$, $V_{GS}=10\text{V}$ (Note 2)		I_{DSM}	3.2	
Continuous Drain Current @ $T_A=70^{\circ}\text{C}$, $V_{GS}=10\text{V}$ (Note 2)			2.6	
Pulsed Drain Current @ $V_{GS}=10\text{V}$ (Note 3)		I_{DM}	30	
ESD susceptibility (Note 5)		V_{ESD}	1000	V
Power Dissipation	$T_C=25^{\circ}\text{C}$ (Note 1)	P_D	25	W
	$T_C=100^{\circ}\text{C}$ (Note 1)		10	
	$T_A=25^{\circ}\text{C}$ (Note 2)	P_{DSM}	2	
	$T_A=70^{\circ}\text{C}$ (Note 2)		1.3	
Operating Junction and Storage Temperature		T_j, T_{stg}	-55~+150	$^{\circ}\text{C}$

*Drain current limited by maximum junction temperature

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{\theta JC}$	5	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max (Note 4)	$R_{\theta JA}$	62.5	

- Note :
1. The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
 2. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in²FR-4 board with 2 oz. copper, in a still air environment with $T_A=25^{\circ}\text{C}$. The value in any given application depends on the user's specific board design. The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C .
 3. Ratings are based on low frequency and low duty cycles to keep initial $T_J=25^{\circ}\text{C}$.
 4. When mounted on 1 in² copper pad of FR-4 board ; $125^{\circ}\text{C}/\text{W}$ when mounted on minimum copper pad.
 5. Human body model, 1.5k Ω in series with 100pF


Characteristics ($T_j=25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	60	-	-	V	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$
$\Delta BV_{DSS}/\Delta T_j$	-	0.04	-	$\text{V}/^{\circ}\text{C}$	Reference to 25°C , $I_D=250\mu\text{A}$
$V_{GS(th)}$	1.0	-	2.5	V	$V_{DS} = V_{GS}, I_D=250\mu\text{A}$
* G_{FS}	-	1.9	-	S	$V_{DS} = 5\text{V}, I_D=1\text{A}$
I_{GSS}	-	-	± 10	μA	$V_{GS}=\pm 16\text{V}, V_{DS}=0\text{V}$
I_{DSS}	-	-	1		$V_{DS} = 48\text{V}, V_{GS} = 0\text{V}$
	-	-	25	$V_{DS} = 48\text{V}, V_{GS} = 0\text{V}, T_j=85^{\circ}\text{C}$	
* $R_{DS(ON)}$	-	82	135	$\text{m}\Omega$	$V_{GS} = 10\text{V}, I_D=2.2\text{A}$
	-	133	198		$V_{GS} = 4.5\text{V}, I_D=1.3\text{A}$

Dynamic					
*Qg(V _{GS} =10V)	-	3.2	-	nC	V _{DS} =30V, I _D =2.2A, V _{GS} =10V
*Qg(V _{GS} =4.5V)	-	1.35	-		
*Qgs	-	0.9	-		
*Qgd	-	0.2	-		
*td(ON)	-	3.8	-	ns	V _{DS} =30V, I _D =2.2A, V _{GS} =10V, R _G =1Ω
*tr	-	16.4	-		
*td(OFF)	-	10	-		
*tf	-	3.8	-		
Ciss	-	120	-	pF	V _{GS} =0V, V _{DS} =30V, f=1MHz
Coss	-	30	-		
Crss	-	13	-		
Rg	-	9.9	-	Ω	f=1MHz
Source-Drain Diode					
*I _S	-	-	11.3	A	
*I _{SM}	-	-	30		
*V _{SD}	-	0.79	1	V	I _S =0.5A, V _{GS} =0V
*trr	-	7.5	-	ns	V _{GS} =0V, I _F =2.2A, dI _F /dt=100A/μs
*Qrr	-	2.9	-	nC	


*Pulse Test : Pulse Width ≤300μs, Duty Cycle ≤2%

Recommended Soldering Footprint



unit : mm

Recommended Stencil Design




unit : mm

- Note :**
1. Stencil thickness 5 mil (0.127mm)
 2. May need to be adjusted to specific requirements.




Typical Characteristics


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Normalized Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature




Typical Characteristics(Cont.)


Typical Transfer Characteristics




Single Pulse Maximum Power Dissipation




Transient Thermal Response Curves



Reel Dimension



Carrier Tape Dimension




- Notes :
1. 10 sprocket hole pitch cumulative tolerance±0.2.
 2. Camber not to exceed 1mm in 100mm.
 3. material : conductive black polystyrene.
 4. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (TL)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note :1. All temperatures refer to topside of the package, measured on the package body surface.
 2.For devices mounted on FR-4 PCB of 1.6mm or equivalent grade PCB. If other grade PCB is used, care should be taken to match the coefficients of thermal expansion between components and PCB. If they are not matched well, the solder joints may crack or the bodies of the parts may crack or shatter as the assembly cools.

DFN5x6 Dimension



DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039	E2	5.674	5.826	0.223	0.229
A3	0.254	REF	0.010	REF	k	1.190	1.390	0.047	0.055
D	4.944	5.096	0.195	0.201	b	0.350	0.450	0.014	0.018
E	5.974	6.126	0.235	0.241	e	1.270 TYP		0.050 TYP	
D1	1.470	1.870	0.058	0.074	L	0.559	0.711	0.022	0.028
D2	0.470	0.870	0.019	0.034	L1	0.424	0.576	0.017	0.023
E1	3.375	3.575	0.133	0.141	H	0.574	0.726	0.023	0.029
D3	4.824	4.976	0.190	0.196	θ	10°	12°	10°	12°

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.