



**PNP Digital Transistors (Built-in Resistors)**

# DTA143ZS3

**Features**

- Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors (see equivalent circuit).
- The bias resistors consist of thin-film resistors with complete isolation to allow positive biasing of the input. They also have the advantage of almost completely eliminating parasitic effects.
- Only the on/off conditions need to be set for operation, making device design easy.
- Complements the DTC143ZS3

**Equivalent Circuit**

**Outline**

**Absolute Maximum Ratings (Ta=25°C)**

Parameter	Symbol	Limits	Unit
Supply Voltage	V <sub>CC</sub>	-50	V
Input Voltage	V <sub>IN</sub>	-30~+5	V
Output Current	I <sub>O</sub>	-100	mA
	I <sub>O(max.)</sub>	-100	mA
Power Dissipation	P <sub>d</sub>	200	mW
Junction Temperature	T <sub>j</sub>	150	°C
Storage Temperature	T <sub>stg</sub>	-55~+150	°C




**Electrical Characteristics (Ta=25°C)**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input Voltage	V <sub>I(off)</sub>	-	-	-0.5	V	V <sub>CC</sub> =-5V, I <sub>o</sub> =-100μA
	V <sub>I(on)</sub>	-1.3	-	-	V	V <sub>O</sub> =-0.3V, I <sub>o</sub> =-5mA
Output Voltage	V <sub>O(on)</sub>	-	-0.1	-0.3	V	I <sub>o</sub> /I <sub>i</sub> =-5mA/-0.25mA
Input Current	I <sub>i</sub>	-	-	-1.8	mA	V <sub>i</sub> =-5V
Output Current	I <sub>o(off)</sub>	-	-	-0.5	μA	V <sub>CC</sub> =-50V, V <sub>i</sub> =0V
DC Current Gain	G <sub>i</sub>	80	-	-	-	V <sub>o</sub> =-5V, I <sub>o</sub> =-10mA
Input Resistance	R <sub>1</sub>	3.29	4.7	6.11	kΩ	-
Resistance Ratio	R <sub>2</sub> /R <sub>1</sub>	8	10	12	-	-
Transition Frequency	f <sub>T</sub>	-	250	-	MHz	V <sub>CE</sub> =-10V, I <sub>c</sub> =-5mA, f=100MHz*

\* Transition frequency of the device

**SOT-323 Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.0315	0.0433	0.80	1.10	e1	0.0256	-	0.65	-
A1	0.0000	0.0039	0.00	0.10	He	0.0787	0.0886	2.00	2.25
bp	0.0118	0.0157	0.30	0.40	Lp	0.0059	0.0177	0.15	0.45
C	0.0039	0.0098	0.10	0.25	Q	0.0051	0.0091	0.13	0.23
D	0.0709	0.0866	1.80	2.20	v	0.0079	-	0.2	-
E	0.0453	0.0531	1.15	1.35	w	0.0079	-	0.2	-
e	0.0512	-	1.3	-	θ	-	-	10°	0°

Notes: 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: 42 Alloy ; solder plating
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.