

**High Current Gain Medium Power NPN Epitaxial Planar Transistor**  
**AUDIO MUTING APPLICATION**


# BTD2114N3

$BV_{CEO}$	20V
$I_C$	500mA
$R_{CE(SAT)}$	0.32 $\Omega$ (typ)


## Features

- High Emitter-Base voltage,  $V_{EBO}=12V(\text{min})$ .
- High DC current gain,  $h_{FE}=1200(\text{min.}) @ V_{CE}=3V, I_C=10mA$ .
- Low  $V_{CESAT}$ ,  $V_{CESAT}=0.16V$  typ. @  $I_C=500mA, I_B=20mA$ .
- Pb-free and halogen-free package.

## Symbol




## Outline



## Ordering Information

Device	Package	Shipping
BTD2114N3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel





**Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Limit	Unit
Collector-Base Voltage	V <sub>CBO</sub>	30	V
Collector-Emitter Voltage	V <sub>CEO</sub>	20	V
Emitter-Base Voltage	V <sub>EBO</sub>	12	V
Collector Current (DC)	I <sub>C</sub>	500	mA
Collector Current (Pulse)	I <sub>CP</sub>	1	A
Base Current	I <sub>B</sub>	50	mA
Power Dissipation	P <sub>D</sub>	225	mW
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	556	°C/W
Operating Junction and Storage Temperature Range	T <sub>j</sub> ; T <sub>stg</sub>	-55~+150	°C







**Characteristics** (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV <sub>CBO</sub>	30	-	-	V	I <sub>C</sub> =100μA, I <sub>E</sub> =0
BV <sub>CEO</sub>	20	-	-	V	I <sub>C</sub> =1mA, I <sub>B</sub> =0
BV <sub>EBO</sub>	12	-	-	V	I <sub>E</sub> =10μA, I <sub>C</sub> =0
I <sub>CBO</sub>	-	-	100	nA	V <sub>CB</sub> =30V, I <sub>E</sub> =0
I <sub>EBO</sub>	-	-	100	nA	V <sub>EB</sub> =12V, I <sub>C</sub> =0
*V <sub>CE(sat)</sub>	-	35	100	mV	I <sub>C</sub> =100mA, I <sub>B</sub> =10mA
*V <sub>CE(sat)</sub>	-	0.16	0.3	V	I <sub>C</sub> =500mA, I <sub>B</sub> =20mA
*R <sub>CE(sat)</sub>	-	0.32	0.6	Ω	I <sub>C</sub> =500mA, I <sub>B</sub> =20mA
*V <sub>BE(sat)</sub>	-	0.79	1	V	I <sub>C</sub> =100mA, I <sub>B</sub> =10mA
*h <sub>FE1</sub>	1200	-	2700	-	V <sub>CE</sub> =3V, I <sub>C</sub> =10mA
*h <sub>FE2</sub>	900	-	-	-	V <sub>CE</sub> =3V, I <sub>C</sub> =100mA
f <sub>T</sub>	-	300	-	MHz	V <sub>CE</sub> =10V, I <sub>C</sub> =50mA, f=100MHz
C <sub>ob</sub>	-	9	-	pF	V <sub>CB</sub> =10V, f=1MHz
R <sub>on</sub>	-	0.8	-	Ω	I <sub>B</sub> =1mA, V <sub>i</sub> =100mV(rms), f=1KHz

\*Pulse Test : Pulse Width ≤300μs, Duty Cycles≤2%




### Typical Characteristics






### Typical Characteristics(Cont.)


Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current




Saturation Voltage vs Collector Current



Cutoff Frequency vs Collector Current





Capacitance vs Reverse-biased Voltage




**Typical Characteristics(Cont.)**


**•Ron measurement circuit**



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**SOT-23 Dimension**



\*:Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1102	0.1204	2.80	3.04	J	0.0032	0.0079	0.08	0.20
B	0.0472	0.0551	1.20	1.40	K	0.0118	0.0266	0.30	0.67
C	0.0335	0.0512	0.89	1.30	L	0.0335	0.0453	0.85	1.15
D	0.0118	0.0197	0.30	0.50	S	0.0830	0.1004	2.10	2.55
G	0.0669	0.0910	1.70	2.30	V	0.0098	0.0256	0.25	0.65
H	0.0000	0.0040	0.00	0.10	L1	0.0118	0.0197	0.30	0.50

- Notes :
- 1.Controlling dimension : millimeters.
  - 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
  - 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material :**

- Lead : Pure tin plated.
- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.