

ESD protected N-Channel Enhancement Mode MOSFET


2SK3541Y3

BV _{DSS}	30V
I _D	100mA
R _{DS(on)@4V}	3.4Ω (TYP)
R _{DS(on)@2.5V}	6.9Ω (TYP)


Description

- Low voltage drive(2.5V drive) makes this device ideal for portable equipment.
- High speed switching
- ESD protected device
- Pb-free lead plating & halogen-free package

Symbol




Outline



Ordering Information

Device	Package	Shipping
2SK3541Y3-0-T5-G	SOT-723 (Pb-free lead plating and halogen-free package)	8000 pcs / Tape & Reel





Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	BV _{DSS}	30	V
Gate-Source Voltage	V _{GS}	±20	V
Drain Current	Continuous	±100	mA
	Pulsed	±200 *1	mA
Reverse Drain Current	Continuous	±100	mA
	Pulsed	±200 *1	mA
Total Power Dissipation	P _D	150 *2	mW
ESD susceptibility		750 *3	V
Operating Junction and Storage Temperature Range	T _j ; T _{stg}	-55~+150	°C
Thermal Resistance, Junction-to-Ambient	R _{th,ja}	833	°C/W

Note : *1. Pulse Width ≤ 10μs, Duty cycle ≤ 1%
 *2. With each pin mounted on the recommended lands.
 *3. Human body model, 1.5kΩ in series with 100pF


Electrical Characteristics (Ta=25°C)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	30	-	-	V	V _{GS} =0, I _D =100μA
V _{GS(th)}	0.8	1.3	1.5	V	V _{DS} =3V, I _D =100μA
I _{GSS}	-	-	±1	μA	V _{GS} =±20V, V _{DS} =0
I _{DSS}	-	-	100	nA	V _{DS} =30V, V _{GS} =0
R _{Ds(ON)}	-	3.4	8	Ω	V _{GS} =4V, I _D =10mA
	-	6.9	13		V _{GS} =2.5V, I _D =1mA
G _{FS}	20	50	-	mS	V _{DS} =3V, I _D =10mA
Dynamic					
C _{iss}	-	12.5	-	pF	V _{DS} =5V, V _{GS} =0, f=1MHz
C _{oss}	-	7.3	-		
C _{rss}	-	3.5	-		
t _{d(on)}	-	15	-	ns	V _{DD} ≐ 5V, I _D =10mA, V _{GS} =5V, R _L =500Ω, R _G =10Ω
t _r	-	35	-		
t _{d(off)}	-	75	-		
t _f	-	75	-		
Source-Drain Diode					
*V _{SD}	-	0.88	1.2	V	V _{GS} =0V, I _S =100mA


*Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%

Typical Characteristics


Typical Output Characteristics




Gate Threshold Voltage vs Channel Temperature




Typical Transfer Characteristics




Static Drain-Source On-state Resistance with Temperature



Static Drain-Source On-State resistance vs Drain Current




Static Drain-Source On-State resistance vs Drain Current




Typical Characteristics(Cont.)


Static Drain-Source On-State Resistance vs Drain Current




Static Drain-Source On-State Resistance vs Drain Current




Static Drain-Source On-State Resistance vs Gate-Source Voltage




Static Drain-Source On-State Resistance vs Gate-Source Voltage



Reverse Drain Current vs Source-Drain Voltage(I)




Reverse Drain Current vs Source-Drain Voltage(II)






Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Forward Transfer Admittance vs Drain Current




Power Derating Curve



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note :1. All temperatures refer to topside of the package, measured on the package body surface.
 2.For devices mounted on FR-4 PCB of 1.6mm or equivalent grade PCB. If other grade PCB is used, care should be taken to match the coefficients of thermal expansion between components and PCB. If they are not matched well, the solder joints may crack or the bodies of the parts may crack or shatter as the assembly cools.

SOT-723 Dimension



*Typical

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.000	0.500	0.000	0.020	D	1.150	1.250	0.045	0.049
A1	0.000	0.050	0.000	0.002	E	1.150	1.250	0.045	0.049
b	0.170	0.270	0.007	0.011	E1	0.750	0.850	0.030	0.033
b1	0.270	0.370	0.011	0.015	e	0.800*		0.031*	
c	0.000	0.150	0.000	0.006	θ	7° REF		7° REF	

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.